

Features

- Provide MASK type and OTP type version
- Operating voltage range: 2.4V~5.5V
- Program ROM
 - HT95L400/40P: 16K×16 bits
 - HT95L300/30P: 8K×16 bits
 - HT95L200/20P: 8K×16 bits
 - HT95L100/10P: 4K×16 bits
 - HT95L000/00P: 4K×16 bits
- Data RAM
 - HT95L400/40P: 2880×8 bits
 - HT95L300/30P: 2112×8 bits
 - HT95L200/20P: 1152×8 bits
 - HT95L100/10P: 1152×8 bits
 - HT95L000/00P: 384×8 bits
- Bidirectional I/O lines
 - HT95L400/40P: 40~28 I/O lines
 - HT95L300/30P: 28~16 I/O lines
 - HT95L200/20P: 28~20 I/O lines
 - HT95L100/10P: 20~16 I/O lines
 - HT95L000/00P: 18~14 I/O lines
- 16-bit table read instructions
- Subroutine nesting
 - HT95L400/40P: 12 levels
 - HT95L300/30P: 8 levels
 - HT95L200/20P: 8 levels
 - HT95L100/10P: 8 levels
 - HT95L000/00P: 4 levels
- Timer
 - Two 16-bit programmable Timer/Event Counter
 - Real time clock (RTC)
 - Watchdog Timer (WDT)

Applications

- Deluxe Feature Phone
- Caller ID Phone
- Cordless Phone

General Description

The HT95LXXX family MCU are 8-bit high performance RISC-like microcontrollers with built-in DTMF generator and dialer I/O which provide MCU dialer implementation or system control features for telecom product applications. The phone controller has a built-in program ROM, data RAM, LCD driver and I/O lines for high end products design. In addition, for power management purpose, it has a built-in frequency up conversion circuit (32768Hz to 3.58MHz) which provides dual system clock and four types of operation modes. For example, it can operate with low speed system clock rate of 32768Hz in green mode with little power consumption. It

- Programmable frequency divider (PFD) Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P
- Dual system clock: 32768Hz, 3.58MHz
- Four operating modes: Idle mode, Sleep mode, Green mode and Normal mode
- Up to $1.117 \mu s$ instruction cycle with 3.58MHz system clock
- · All instructions in one or two machine cycles
- Built-in 3.58MHz DTMF Generator
- Built-in dialer I/O
- Built-in low battery detector Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P
- LCD driver
 - LCD contrast can be adjusted by software or external resistor
 - Support two LCD frame frequency 64Hz, 128Hz
 - Support 16 or 8 common driver pins
 - Some segments or commons can option to bidirectional I/O lines
 - HT95L400/40P: 48 seg.×16 com.
 - HT95L300/30P: 48 seg.×16 com.
 - HT95L200/20P: 24 seg.×16 com.
 - HT95L100/10P: 20 seg.×8 com.
 - HT95L000/00P: 16 seg.×8 com.
- HT95L400/40P: 128-pin QFP package HT95L300/30P: 100-pin QFP package HT95L200/20P: 100-pin QFP package HT95L100/10P: 64-pin QFP package HT95L000/00P: 56-pin SSOP package
- · Fax and answering machines
- Other communication system

can also operate with high speed system clock rate of 3.58MHz in normal mode for high performance operation. To ensure smooth dialer function and to avoid MCU shut-down in extreme low voltage situation, the dialer I/O circuit is built-in to generate hardware dialer signals such as on-hook, hold-line and hand-free. Built-in real time clock and programmable frequency divider are provided for additional fancy features in product developments. The device is best suited for feature phone products that comply with versatile dialer specification requirements of different areas or countries.




Selection Table

Part No.	Operating Voltage	Program Memory	Data Memory	Normal I/O	Dialer I/O	LCD	Timer	Stack	External Interrupt	DTMF Generator	FSK Receiver	Package
HT95A100 HT95A10P	2.4V~5.5V	4K×16	384×8	20	6	—	16-bit×2	4	3	\checkmark		28SOP
HT95A200 HT95A20P	2.4V~5.5V	4K×16	1152×8	28	8	_	16-bit×2	8	4	\checkmark	_	48SSOP
HT95A300 HT95A30P	2.4V~5.5V	8K×16	2112×8	28	8	—	16-bit×2	8	4	\checkmark	_	48SSOP
HT95A400 HT95A40P	2.4V~5.5V	16K×16	2880×8	44	8	—	16-bit×2	12	4	\checkmark	_	64QFP
HT95L000 HT95L00P	2.4V~5.5V	4K×16	384×8	14~18	6	12×8~16×8	16-bit×2	4	3	\checkmark	_	56SSOP
HT95L100 HT95L10P	2.4V~5.5V	4K×16	1152×8	16~20	8	16×8~20×8	16-bit×2	8	4	\checkmark		64QFP
HT95L200 HT95L20P	2.4V~5.5V	8K×16	1152×8	20~28	8	24×8~24×16	16-bit×2	8	4	\checkmark	_	100QFP
HT95L300 HT95L30P	2.4V~5.5V	8K×16	2112×8	16~28	8	36×16~48×16	16-bit×2	8	4	\checkmark	_	100QFP
HT95L400 HT95L40P	2.4V~5.5V	16K×16	2880×8	28~40	8	36×16~48×16	16-bit×2	12	4	\checkmark	_	128QFP
HT95C200 HT95C20P	2.4V~5.5V	8K×16	1152×8	20~28	8	24×8~24×16	16-bit×2	8	4	\checkmark	\checkmark	128QFP
HT95C300 HT95C30P	2.4V~5.5V	8K×16	2112×8	16~28	8	36×16~48×16	16-bit×2	8	4	\checkmark	\checkmark	128QFP
HT95C400 HT95C40P	2.4V~5.5V	16K×16	2880×8	28~40	8	36×16~48×16	16-bit×2	12	4	\checkmark	\checkmark	128QFP

Note: Part numbers suffixed with "P" are OTP devices, all others are mask version devices.

Block Diagram (HT95L400/40P)





Pin Assignment


HT95L400/40P

SEG SEG COM12 COM1	SEG2
PF6 PF5 PF5 PF2	102 ONC 101 ONC
PF4 🗆 3	
PF3 4	
PF2 II5	98 SEG3
PF1 16	97 SEG4
PF0 7	96 SEG5
PA7 🗖 8	95 SEG6
PA6 🗖 9	94 🗆 SEG7
PA5 🗖 10	93 🗆 SEG8
PA4 🗖 11	92 🗖 SEG9
PA3 🗖 12	91 🗖 SEG10
PA2 🗖 13	90 🗖 SEG11
PA1 🗖 14	89 🗆 SEG12
	88 🗆 SEG13
	87 SEG14
	86 SEG15
PB5 18 PB4 19 HT95L400/40P	85 SEG16
	84 SEG17 83 SEG18
PB3 □20 − 128 QFP-A PB2 □21	⁸³ □ SEG18 ⁸² □ SEG19
PB2 []21 PB1 []22	81 SEG 19
PB0 123	80 SEG21
\overline{XMUTE}	79 SEG22
DNPO Z	78 SEG23
$PO \square 26$	77 SEG24
	76 SEG25
HDO 28	75 SEG26
	74 SEG27
HFO 🗖 30	73 🗆 SEG28
HFI 🗖 31	72 🗆 SEG29
VSS 🗖 32	71 🗖 SEG30
VDD 🗖 33	70 🗆 SEG31
INT/TMR1 I 34	69 🗆 SEG32
NC 🗖 35	68 🗖 NC
	67 🗖 NC
NC 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63	65 NC
NC NC NC NC NC NC NC NC NC NC NC NC NC N	NC
NC NC NC NC NC NC NC NC NC NC NC NC NC N	C
SEG33 SEG35 SEG36/PD0 SEG37/PD1 SEG40/PD4 SEG41/PD5 SEG42/PD6 SEG36/PD0 SEG42/PD6 SEG42/PC6 SEG44/PC6 SEG4	
55555555555 mmmmm2555555555555555555555	
$\ddot{\mathbf{O}} \stackrel{\mathbf{V}}{\rightarrow} \dot{\mathbf{O}} \mathbf$	

February 17, 2005



HT95L300/30P





HT95L100/10P, HT95L000/00P

			56 🗖 PA4
		PA2 🗖 2	55 🗖 PA5
		PA1 🗖 3	54 🗖 PA6
		PA0 🗖 4	53 🗖 PA7
SEG2 SEG2 SEG0 COM5 COM5 COM4 COM4 COM4 COM4	SE	PB5 🗖 5	52 X1
001 001 001 001 001 001 001 001 001 001	:G4	PB4 🗖 6	51 🗖 X2
	53 52	VSS 🗖 7	50 🗖 XC
	51 SEG6	PB3 🗖 8	49 NC
PA7 [] 2	50 🗌 SEG7	PB2 🗖 9	48 VDD
РА6 [] 3	49 🗌 SEG8	PB1 🗖 10	47 RES
PA5 [] 4	48 🗌 SEG9	PB0 🗖 11	46 DTMF
PA4 [] 5	47 🗌 SEG10		45 🗖 NC
РАЗ 🗌 6	46 🗌 SEG11	СОМ0 🗖 13	44 🗖 NC
PA2 [] 7	45 🗌 SEG12	COM1 🗖 14	43 HFI
PA1 [] 8	44 🗌 SEG13	COM2 🗖 15	42 HFO
PA0 9 HT95L100/10P	43 🗌 SEG14	СОМЗ 🗖 16	41 XMUTE
$PB7 \square 10 - 64 \text{ QFP-A}$	42 🗌 SEG15	COM4 🗖 17	40 DNPO
PB6 11	41 🗌 SEG16/PE0	COM5 🗖 18	39 🗖 PO
PB5 [] 12	40 SEG17/PE1	COM6 🗖 19	38 HKS
РВ4 🗌 13	39 🗌 SEG18/PE2	СОМ7 🗖 20	37 🗖 NC
PB3 🗌 14	38 🗌 SEG19/PE3	SEG0 21	36 SEG15/PE3
PB2 [] 15	37 🗌 VLCD	SEG1 22	35 SEG14/PE2
PB1 [] 16	36 🗌 MUSIC	SEG2 🗖 23	34 SEG13/PE1
PB0 [] 17	35 🗌 RES	SEG3 🗖 24	33 SEG12/PE0
	34 🗌 TMR0	SEG4 🗖 25	32 SEG11
	33 DTMF	SEG5 🗖 26	31 SEG10
	31 32	SEG6 🗖 27	30 🗆 SEG9
X1 X1 Y2 Y2 Y2 Y2 Y2 Y2 Y2 Y]XC	SEG7 🗖 28	29 SEG8
	Z	HT95L00	 0/00P
X2 INT/TMR1 X1 VDD VDD VDD VDD HFO HFO HFO HFO FO		- 56 SS	
-			

Pin Description

Pin Name	I/O	Description
CPU		
VDD	_	Positive power supply
VSS	_	Negative power supply, ground
X1	I	A 32768Hz crystal (or resonator) should be connected to this pin and X2.
X2	0	A 32768Hz crystal (or resonator) should be connected to this pin and X1.
XC	I	External low pass filter used for frequency up conversion circuit.
RES	I	Schmitt trigger reset input, active low.
INT	I	Supported for HT95L000/00P Schmitt trigger input for external interrupt No internal pull-high resistor. Edge trigger activated on a falling edge.
ĪNT/TMR1	I	Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P Schmitt trigger input for external interrupt or Timer/Event Counter 1. No internal pull-high resistor. For INT: Edge trigger activated on a falling edge. For TMR1: Activated on falling or rising transition edge, selected by software.
TMR0	I	Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P Schmitt trigger input for Timer/Event Counter 0. No internal pull-high resistor. Activated on falling or rising transition edge, selected by software.



Pin Name	I/O	Description
LCD Driver		
SEG47~SEG0	O or I/O	LCD panel segment outputs. Some segment outputs can be optioned to Bidirectional input/output ports by software. (See the "LCD Driver" function)
COM15~COM0	O or I/O	LCD panel common outputs. Some common outputs can be optioned to Bidirectional input/output ports by software. (See the "LCD Driver" function)
VLCD	I	LCD driver power source.
Normal I/O		
PA7~PA0	I/O	Bidirectional input/output ports. Schmitt trigger input and CMOS output. See mask option table for pull-high and wake-up function
PB7~PB0	I/O	Bidirectional input/output ports. Schmitt trigger input and CMOS output. See mask option table for pull-high function
PD7~PD0	I/O	Bidirectional input/output ports. Schmitt trigger input and CMOS output. See mask option table for pull-high function Port D could be optioned to LCD signal output, see the "Input/Output Ports" function
PE3~PE0	I/O	Bidirectional input/output ports. Schmitt trigger input and CMOS output. See mask option table for pull-high function Port E could be optioned to LCD signal output, see the "Input/Output Ports" function
PF7~PF0	I/O	Bidirectional input/output ports. Schmitt trigger input and CMOS output. See mask option table for pull-high function
PG3~PG0	I/O	Bidirectional input/output ports. Schmitt trigger input and CMOS output. See mask option table for pull-high function
Dialer I/O (See the	"Dialer	I/O Function″)
HFI	I	Schmitt trigger input structure. An external RC network is recommended for input debouncing. This pin is pulled low with internal resistance of $200k\Omega$ typ.
HFO	0	CMOS output structure.
HDI	I	Schmitt trigger input structure. An external RC network is recommended for input debouncing. This pin is pulled high with internal resistance of $200k\Omega$ typ.
HDO	0	CMOS output structure.
HKS	I	This pin detects the status of the hook-switch and its combination with HFI/HDI can con- trol the PO pin output to make or break the line.
PO	ο	CMOS output structure controlled by HKS and HFI/HDI pins and which determines whether the dialer connects or disconnects the telephone line.
DNPO	0	NMOS output structure.
XMUTE	0	NMOS output structure. Usually, $\overline{\text{XMUTE}}$ is used to mute the speech circuit when transmitting the dialer signal.
Peripherals		
DTMF	0	This pin outputs dual tone signals to dial out the phone number. The load resistor should not be less than $5k\Omega$.
MUSIC	0	This pin outputs the single tone that is generated by the PFD generator.
LBIN	1	This pin detects battery low through external R1/R2 to determine threshold voltage.



Ta=25°C

Absolute Maximum Ratings

Supply Voltage	V _{SS} –0.3V to V _{SS} +5.5V	Storage Temperature	.–50°C to 125°C
Input Voltage	$V_{SS}0.3$ to $V_{DD}\text{+-}0.3V$	Operating Temperature	–20°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Electrical Characteristics

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Parameter	V_{DD}	Conditions	win.	Тур.	wax.	Unit
CPU							
I _{IDL}	Idle Mode Current	5V	32768Hz off, 3.58MHz off, CPU off, LCD off, WDT off, no load			2	μA
I _{SLP}	Sleep Mode Current	5V	32768Hz on, 3.58MHz off, CPU off, LCD off, WDT off, no load	_	17	30	μA
I _{GRN}	Green Mode Current	5V	32768Hz on, 3.58MHz off, CPU on, LCD off, WDT off, no load	_	28	50	μA
I _{NOR}	Normal Mode Current	5V	32768Hz on, 3.58MHz on, CPU on, LCD on, WDT on, DTMF generator off, no load		1.8	3	mA
V _{IL}	I/O Port Input Low Voltage	5V		0		1	V
V _{IH}	I/O Port Input High Voltage	5V		4		5	V
I _{OL}	I/O Port Sink Current	5V		4	6	_	mA
I _{OH}	I/O Port Source Current	5V	_	-2	-3		mA
R _{PH}	Pull-high Resistor	5V		10	30		kΩ
V_{LBIN}	Low Battery Detection Reference voltage	5V		1.05	1.15	1.25	V
LCD Drive	ər						
V _{LCD}	LCD Panel Power Supply		—		3	5	V
I _{LCD}	LCD Operation Current	_	V _{LCD} =5V, 32768Hz, no load		_	100	μA
Dialer I/O							
I _{XMO}	XMUTE Leakage Current	2.5V	XMUTE pin=2.5V			1	μA
I _{OLXM}	XMUTE Sink Current	2.5V	XMUTE pin=0.5V	1			mA
I _{HKS}	HKS Input Current	2.5V	HKS pin=2.5V		_	0.1	μA
R _{HFI}	HFI Pull-low Resistance	2.5V	V _{HFI} =2.5V		200		kΩ
R _{HDI}	HDI Pull-high Resistance	2.5V	V _{HDI} =0V	_	200	_	kΩ
I _{OH2}	HFO Source Current	2.5V	V _{OH} =2V	-1	_		mA
I _{OL2}	HFO Sink Current	2.5V	V _{OL} =0.5V	1	_	_	mA
I _{OH3}	HDO Source Current	2.5V	V _{OH} =2V	-1	_		mA
I _{OL3}	HDO Sink Current	2.5V	V _{OL} =0.5V	1			mA
I _{OH4}	PO Source Current	2.5V	V _{OH} =2V	-1	_	_	mA
I _{OL4}	PO Sink Current	2.5V	V _{OL} =0.5V	1			mA
I _{OL5}	DNPO Sink Current	2.5V	V _{OL} =0.5V	1	_		mA



Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit	
Symbol	Parameter	V_{DD}	Conditions		Тур.	wax.	Unit	
DTMF Gei	nerator							
V _{TDC}	DTMF Output DC Level	_		0.45V _{DD}	_	$0.7V_{DD}$	V	
V _{TOL}	DTMF Sink Current	_	V _{DTMF} =0.5V	0.1			mA	
V _{TAC}	DTMF Output AC Level		Row group, R_L =5k Ω	120	155	180	mVrms	
RL	DTMF Output Load	_	THD≤–23dB	5			kΩ	
A _{CR}	Column Pre-emphasis	_	Row group=0dB	1	2	3	dB	
THD	Tone Signal Distortion	_	$R_L=5k\Omega$	_	-30	-23	dB	

Functional Description

Execution Flow

The system clock for the telephone controller is derived from a 32768Hz crystal oscillator. A built-in frequency up conversion circuit provides dual system clock, namely; 32768Hz and 3.58MHz. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles. Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme causes each instruction to be effectively executed in a instruction cycle. If an instruction changes the program counter, two instruction cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory. After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by 1. The program counter then points to the memory word containing the next instruction code.


When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the program counter manipulates the program transfer by loading the address corresponding to each instruction. The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed to the next instruction.

The program counter lower order byte register (PCL:06H) is a readable and write-able register. Moving data into the PCL performs a short jump. The destination will be within 256 locations. When a control transfer takes place, an additional dummy cycle is required.

Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into $8K \times 16$ bits $\times 2$ banks (HT95L400/40P), $8K \times 16$ bits (HT95L300/30P, HT95L200/20P) or $4K \times 16$ bits (HT95L100/10P, HT95L000/00P), addressed by the program counter and table pointer.

For the HT95L400/40P, the program memory is divided into 2 banks, each bank having a ROM Size 8K×16 bits. To move from the present ROM bank to a different ROM bank, the higher 1 bits of the ROM address are set by the BP (Bank Pointer), while the remaining 13 bits of the PC are set in the usual way by executing the appropriate jump or call instruction. As the 14 address bits are latched during the execution of a call or jump instruction, the correct value of the BP must first be setup before a





Mode						Pro	gram	Cour	nter					
Mode	*13	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0
External interrupt	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter 0 overflow	0	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 1 overflow	0	0	0	0	0	0	0	0	0	0	1	1	0	0
RTC interrupt	0	0	0	0	0	0	0	0	0	1	0	1	0	0
Dialer I/O interrupt	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Skip				Pro	ogram	Coun	ter+2	(withi	n curre	ent ba	nk)			
Loading PCL	*13	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, call branch	BP.5	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine	S13	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program ROM Address

Note: *13~*0: Program counter bits

S13~S0: Stack register bits

#12~#0: Instruction code bits

@7~@0: PCL bits

Available bits of program counter for HT95L400/40P: Bit 13~Bit 0 Available bits of program counter for HT95L300/30P: Bit 12~Bit 0 Available bits of program counter for HT95L200/20P: Bit 12~Bit 0 Available bits of program counter for HT95L100/10P: Bit 11~Bit 0 Available bits of program counter for HT95L000/00P: Bit 11~Bit 0

jump or call is executed. When either a software or hardware interrupt is received, note that no matter which ROM bank the program is in, the program will always jump to the appropriate interrupt service address in Bank 0. The original 14 bits address will be stored on the stack and restored when the relevant RET/RETI instruction is executed, automatically returning the program to the original ROM bank. This eliminates the need for programmers to manage the BP when interrupts occur. Certain locations in the program memory are reserved for special usage:

• Location 0000H (Bank0)


This area is reserved for the initialization program. After chip power-on reset or external reset or WDT time-out reset, the program always begins execution at location 0000H.

• Location 0004H (Bank0)

This area is reserved for the external interrupt service program. If the $\overline{\text{INT}}/\text{TMR1}$ input pin is activated, the external interrupt is enabled and the stack is not full, the program begins execution at location 0004H.

• Location 0008H (Bank0)

This area is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, the Timer/Event Counter 0 interrupt is enabled and the stack is not full, the program begins execution at location 0008H.



Note: The Last page for HT95L400/40P is 3F00H~3FFFH The Last page for HT95L300/30P is 1F00H~1FFFH The Last page for HT95L200/20P is 1F00H~1FFFH The Last page for HT95L100/10P is 0F00H~0FFFH The Last page for HT95L000/00P is 0F00H~0FFFH

Program Memory

• Location 000CH (Bank0)

This location is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, the Timer/Event Counter 1 interrupt is enabled and the stack is not full, the program begins execution at location 000CH.

• Location 0014H (Bank0)

This location is reserved for real time clock (RTC) interrupt service program. When RTC generator is enabled and time-out occurs, the RTC interrupt is enabled and the stack is not full, the program begins execution at location 0014H.

• Location 0018H (Bank0)

This location is reserved for the $\overline{\text{HKS}}$ pin edge transition or $\overline{\text{HDI}}$ pin falling edge transition or HFI pin rising edge transition. If this condition occurs, the dialer I/O interrupt is enabled and the stack is not full, the program begins execution at location 18H.

Table Location

Any location in the ROM space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the

specified data memory, and the higher-order byte to TBLH (08H). For the HT95L400/40P, the instruction "TABRDC [m]" is used for any page of any bank. Only the destination of the lower-order byte in the table is well-defined, and the higher-order byte of the table word is transferred to TBLH. The table pointer (TBLP) or (TBHP, TBLP for the HT95L400/40P) is a read/write register (07H) or (1FH, 07H for the HT95L400/40P), which indicates the table location. Before accessing the table, the location must be placed in the (TBLP) or (TBHP, TBLP for the HT95L400/40P). The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors will then occur. Hence, simultaneously using the table read instruction in the main routine and the ISR should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt should be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed-up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending on the requirements.

HT95L400/40P

Instruction(s)		Table Location												
instruction(s)	*13	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	#5	#4	#3	#2	#1	#0	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

HT95L300/30P, HT95L200/20P

Instruction(s)		Table Location												
instruction(s)	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0	
TABRDC [m]	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0	
TABRDL [m]	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0	

HT95L100/10P, HT95L000/00P

Instruction(s)		Table Location												
	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0		
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0		
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0		

Note: *13~*0: Table location bits

@7~@0: TBLP register bit7~bit0

#7~#0: TBHP register bit7~bit0 P12~P8: Current program counter bits



Stack Register

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 12 levels (HT95L400/40P), 8 levels (HT95L300/30P, HT95L200/20P, HT95L100/10P) or 4 levels (HT95L000/00P) and is neither part of the data nor part of the program space, and is neither readable nor writable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack. If the stack is full and an interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited even if this interrupt is enabled. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. If the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 12, 8 or 4, depending on various MCU type, returned addresses are stored).

Data Memory

The data memory is divided into four functional groups: special function registers, embedded control register, LCD display memory and general purpose memory. Most are read/write, but some are read only. The special function registers are located from 00H to 1FH. The embedded control registers are located in the memory areas from 20H to 3FH. The remaining spaces which are not specified in the following table before the 40H are reserved for future expanded usage and reading these locations will get "00H". The general purpose data memory is divided into 15 banks (HT95L400/40P), 11 banks (HT95L300/30P), 6 banks (HT95L200/20P, HT95L100/10P) or 2 banks (HT95L000/00P). The banks in the RAM are all addressed from 40H to 0FFH and they are selected by setting the value of the bank pointer (BP).

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0 or MP1). The bank1~bank14 and bank27 are only indirectly accessible through memory pointer 1 register (MP1).

The LCD display memory is located at bank 1BH. They can be read and written to by the indirect addressing mode using memory pointer 1 (MP1). To turn the display On or Off, a "1" or "0" is written to the corresponding bit of the memory area.

BP	Address	E	Description	Supported for HT95LXXX				
(RAM Bank)		Function	Description		300/P	200/P	100/P	000/P
Special Fund	tion Regis	ster						
00H	00H	IAR0	Indirect addressing register 0	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
00H	01H	MP0	Memory pointer register 0	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
00H	02H	IAR1	Indirect addressing register 1	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
00H	03H	MP1	Memory pointer register 1		\checkmark	\checkmark	\checkmark	\checkmark
00H	04H	BP	Bank Pointer register	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
00H	05H	ACC	Accumulator	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
00H	06H	PCL	Program counter lower-order byte register	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
00H	07H	TBLP	Table pointer	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
00H	08H	TBLH	Table higher-order byte register	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
00H	09H	WDTS	Watchdog Timer option setting register	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
00H	0AH	STATUS	Status register	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
00H	0BH	INTC0	Interrupt control register 0	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
00H	0CH	TMR0H	Timer/Event Counter 0 high-order byte register	\checkmark	\checkmark	\checkmark	\checkmark	V

Special Register, Embedded Control Register, LCD Display Memory and General Purpose RAM



BP	Addroop	Function	Description	Supported for HT95LXXX					
(RAM Bank)	Address	ss Function	Description	400/P	300/P	200/P	100/P	000/P	
00H	0DH	TMR0L	Timer/Event Counter 0 low-order byte register	\checkmark	\checkmark	\checkmark	\checkmark	V	
00H	0EH	TMR0C	Timer/Event Counter 0 control register		\checkmark	\checkmark	\checkmark	\checkmark	
00H	0FH	TMR1H	Timer/Event Counter 1 high-order byte register	\checkmark	V	V	V	\checkmark	
00H	10H	TMR1L	Timer/Event Counter 1 low-order byte register	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	
00H	11H	TMR1C	Timer/Event Counter 1 control register	\checkmark		\checkmark	\checkmark	\checkmark	
00H	12H	PA	Port A data register	\checkmark		\checkmark	\checkmark	\checkmark	
00H	13H	PAC	Port A control register	\checkmark		\checkmark	\checkmark	\checkmark	
00H	14H	PB	Port B data register	\checkmark		\checkmark	\checkmark	\checkmark	
00H	15H	PBC	Port B control register	\checkmark		\checkmark	\checkmark	\checkmark	
00H	16H	DIALERIO	Dialer I/O register	\checkmark		\checkmark	\checkmark	\checkmark	
00H	18H	PD	Port D data register	\checkmark		\checkmark	_	—	
00H	19H	PDC	Port D control register	\checkmark	\checkmark	\checkmark	_	_	
00H	1AH	PE	Port E data register	\checkmark			\checkmark	\checkmark	
00H	1BH	PEC	Port E control register	\checkmark			\checkmark	\checkmark	
00H	1EH	INTC1	Interrupt control register 1	\checkmark			\checkmark		
00H	1FH	TBHP	Table high-order byte pointer	\checkmark	_	_	_	_	
Embedded C	ontrol Re	gister	-						
00H	20H	DTMFC	DTMF generator control register	\checkmark		\checkmark	\checkmark	\checkmark	
00H	21H	DTMFD	DTMF generator data register	\checkmark		\checkmark	\checkmark	\checkmark	
00H	22H	LINE	Line control register	\checkmark		\checkmark	\checkmark	_	
00H	24H	RTCC	Real time clock control register	\checkmark		\checkmark	\checkmark	\checkmark	
00H	26H	MODE	Operation mode control register	\checkmark		\checkmark	\checkmark	\checkmark	
00H	28H	LCDIO	LCD segment and I/O option register	\checkmark		_	\checkmark	\checkmark	
00H	2DH	LCDC	LCD driver control register	\checkmark		\checkmark	\checkmark	\checkmark	
00H	2EH	PFDC	PFD control register	\checkmark		\checkmark	\checkmark	_	
00H	2FH	PFDD	PFD data register	\checkmark		\checkmark	\checkmark	_	
00H	34H	PF	Port F data register	\checkmark	_	_	_	—	
00H	35H	PFC	Port F control register	\checkmark	_	_	_	_	
00H	36H	PG	Port G data register	\checkmark		_	_	_	
00H	37H	PGC	Port G control register	\checkmark		_	_	_	
General Purp	ose RAM								
00H	40H~FFH	BANK0 RAM	General purpose RAM space	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	
01H	40H~FFH	BANK1 RAM	General purpose RAM space	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	
02H	40H~FFH	BANK2 RAM	General purpose RAM space	\checkmark	\checkmark	\checkmark	\checkmark	_	
03H	40H~FFH	BANK3 RAM	General purpose RAM space	\checkmark	\checkmark	\checkmark	\checkmark	_	
04H	40H~FFH	BANK4 RAM	General purpose RAM space	\checkmark	\checkmark	\checkmark	\checkmark		
05H	40H~FFH	BANK5 RAM	General purpose RAM space	\checkmark	\checkmark	\checkmark	\checkmark	_	
06H	40H~FFH	BANK6 RAM	General purpose RAM space	\checkmark	\checkmark		_	_	
07H	40H~FFH	BANK7 RAM	General purpose RAM space	\checkmark	\checkmark		_	_	
08H	40H~FFH	BANK8 RAM	General purpose RAM space	\checkmark		_	_	_	



BP	A al al una a a	Function	Description	Supported for HT95LXXX						
(RAM Bank)	Address	Function	Description	400/P	300/P	200/P	100/P	000/P		
09H	40H~FFH	BANK9 RAM	General purpose RAM space	\checkmark	\checkmark	_	_	_		
0AH	40H~FFH	BANK10 RAM	General purpose RAM space	\checkmark	\checkmark	_		—		
0BH	40H~FFH	BANK11 RAM	General purpose RAM space	\checkmark		_		—		
0CH	40H~FFH	BANK12 RAM	General purpose RAM space	\checkmark		_	_	—		
0DH	40H~FFH	BANK13 RAM	General purpose RAM space	\checkmark		_		—		
0EH	40H~FFH	BANK14 RAM	General purpose RAM space	\checkmark		_		—		
LCD RAM Di	LCD RAM Display Memory									
1BH	40H~9FH LCD RAM LCD RAM mapping space for COM0~COM15 (see "LCD Driver" function)									

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] will access the memory pointed to by MP0 and MP1, respectively. Reading location [00H] or [02H] indirectly returns the result 00H, while writing it leads to no operation. MP0 is indirectly addressable in bank0, but MP1 is available for all banks by switch BP [04H]. If BP is unequal to 00H, the indirect addressing mode to read/write operation from 00H~3FH will return the result as same as the value of bank0.

The memory pointer registers MP0 and MP1 are 8-bits registers, and the bank pointer register BP is 6-bits register for the HT95L400/40P or 5-bits for the other devices in the series.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can operate with immediate data. All data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ, etc.)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

This status register contains the carry flag (C), auxiliary carry flag (AC), zero flag (Z), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except for the TO and PDF flags, bits in the status register can be altered by instructions, similar to the other registers. Data written into the status register will not change the TO or PDF flag. Operations related to the

Register	Label	Bits	Function
	С	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. Also it is affected by a rotate through carry instruction.
	AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
	Z	2	Z is set if the result of an arithmetic or logic operation is 0; otherwise Z is cleared.
STATUS (0AH)	OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
	PDF	4	PDF is cleared when either a system power-up or executing the "CLR WDT" in- struction. PDF is set by executing the "HALT" instruction.
	то	5	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" in- struction. TO is set by a WDT time-out.
		6, 7	Unused bit, read as "0"

status register may yield different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack.

If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it .

Interrupt

The telephone controller provides an external interrupt, internal timer/event counter interrupt, an internal real time clock interrupt and internal dialer I/O interrupt. The Interrupt Control Registers 0 and Interrupt Control Register 1 both contains the interrupt control bits that set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by hardware clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 (INTC1) may be set to allow interrupt nesting. If the stack is full, any other interrupt request will not be acknowledged, even if the related interrupt is enabled, until the stack pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupt is triggered by a high to low transition of the $\overline{INT}/TMR1$ pin and the interrupt request flag EIF will be set. When the external interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag EIF and EMI bits will be cleared to disable other interrupts.

The Timer/Event Counter 0 interrupt is generated by a timeout overflow and the interrupt request flag T0F will be set. When the Timer/Event Counter 0 interrupt is enabled, the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The interrupt request flag T0F and EMI bits will be cleared to disable further interrupts.

The Timer/Event Counter 1 interrupt is generated by a timeout overflow and the interrupt request flag T1F will be set. When the Timer/Event Counter 1 interrupt is enabled, the stack is not full and the T1F bit is set, a sub-

Register	Bits	Label	R/W	Function		
	0	EMI	RW	Controls the master (global) interrupt (1=enabled; 0=disabled)		
	1	EEI	RW	Controls the external interrupt (1=enabled; 0=disabled)		
	2	ET0I	RW	Controls the Timer/Event Counter 0 interrupt (1=enabled; 0=disabled)		
INTC0	3	ET1I	RW	Controls the Timer/Event Counter 1 interrupt (1=enabled; 0=disabled)		
(0BH)	4	EIF	RW	External interrupt request flag (1=active; 0=inactive)		
	5	T0F	RW	Timer/Event Counter 0 request flag (1=active; 0=inactive)		
	6	T1F	RW	Timer/Event Counter 1 request flag (1=active; 0=inactive)		
	7		RO	Unused bit, read as "0"		
	0	_	RW	Reserved, inhibit using		
	1	ERTCI	RW	Control the real time clock interrupt (1=enable; 0=disable)		
	2	EDRI	RW	Control the dialer I/O interrupt (1=enable; 0=disable)		
INTC1	3		RO	Unused bit, read as "0"		
(1EH)	4		RW	Reserved, inhibit using		
	5	RTCF	RW	Internal real time clock interrupt request flag (1=active; 0=inactive)		
	6	DRF	RW	Internal dialer I/O interrupt request flag (1=active: 0=inactive)		
	7	_	RO	Unused bit, read as "0"		

routine call to location 0CH will occur. The interrupt request flag T1F and EMI bits will be cleared to disable further interrupts.

The real time clock interrupt is generated by a 1Hz RTC generator. When the RTC time-out occurs, the interrupt request flag RTCF will be set. When the RTC interrupt is enabled, the stack is not full and the RTCF is set, a subroutine call to location 14H will occur. The interrupt request flag RTCF and EMI bits will be cleared to disable other interrupts.

The dialer I/O interrupt is triggered by any edge transition onto $\overline{\text{HKS}}$ pin or a falling edge transition onto $\overline{\text{HDI}}$ pin or a rising edge transition onto HFI pin, the interrupt request flag DRF will be set. When the dialer I/O interrupt is enabled, the stack is not full and the DRF is set, a subroutine call to location 18H will occur. The interrupt request flag DRF and EMI bits will be cleared to disable other interrupts.

- Note: 1. If the dialer status is on-hook and hold-line, the falling edge transition onto HDI pin will not generate the dialer I/O interrupt.
 - 2. The HDI input is supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P.
 - 3. The dialer I/O interrupt will be disabled when the operation mode is in Idle mode.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External interrupt	1	04H
Timer/Event Counter 0 interrupt	2	08H
Timer/Event Counter 1 interrupt	3	0CH
Real time clock interrupt	4	14H
Dialer I/O interrupt	5	18H

Priority of the Interrupt


EMI, EEI, ET0I, ET1I, ERTCI and EDRI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (EIF, T0F, T1F, RTCF, DRF) are set by hardware or software, they will remain in the INTC0 or INTC1 registers until the interrupts are serviced or cleared by a software instruction. It is recommended that a program should not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration

There are two oscillator circuits in the controller, the external 32768Hz crystal oscillator and internal WDT OSC.

The 32768Hz crystal oscillator and frequency-up conversion circuit (32768Hz to 3.58MHz) are designed for dual system clock source. It is necessary for frequency conversion circuit to add external RC components to make up the low pass filter that stabilize the output frequency 3.58MHz (see the oscillator circuit).

The WDT OSC is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the Idle mode (the system clock is stopped), the WDT OSC still works within a period of $78\mu s$ normally. When the WDT is disabled or the WDT source is not this RC oscillator, the WDT OSC will be disabled.



System Oscillator Circuit

Watchdog Timer - WDT

The WDT clock source is implemented by a WDT OSC or external 32768Hz or an instruction clock (system clock divided by 4), determined by the mask option. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

If the device operates in a noisy environment, using the on-chip WDT OSC or 32768Hz crystal oscillator is strongly recommended.

When the WDT clock source is selected, it will be first divided by 512 (9-stage) to get the nominal time-out period. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 can give different time-out periods. The WDT OSC period is 78μ s. This time-out period may vary with temperature, VDD and process variations. The WDT OSC always works for any operation mode.

If the instruction clock is selected as the WDT clock source, the WDT operates in the same manner except in the Sleep mode or Idle mode. In these two modes, the WDT stops counting and lose its protecting purpose. In this situation the logic can only be re-started by external logic.

If the WDT clock source is the 32768Hz, the WDT also operates in the same manner except in the Idle mode. When in the Idle mode, the 32768Hz stops, the WDT stops counting and lose its protecting purpose. In this situation the logic can only be re-started by external logic.

The high nibble and bit3 of the WDTS are reserved for user defined flags, which can be used to indicate some specified status.

The WDT time-out under Normal mode or Green mode will initialize "chip reset" and set the status bit "TO". But in the Sleep mode or Idle mode, the time-out will initialize a "warm reset" and only the program counter and stack pointer are reset to 0. To clear the WDT contents (including the WDT prescaler), three methods are adopted; external reset (a low level to RES pin), software instruction and a "HALT" instruction.

The software instruction include "CLR WDT" and the other set "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the mask option "WDT instr". If the "CLR WDT" is selected (i.e. One clear instruction), any execution of the CLR WDT instruction will clear the WDT. In the case that

Watchdog Timer

"CLR WDT1" and "CLR WDT2" are chosen (i.e. Two clear instructions), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Controller Operation Mode

Holtek's telephone controllers support two system clock and four operation modes. The system clock could be 32768Hz or 3.58MHz and operation mode could be Normal, Green, Sleep or Idle mode. These are all selected by the software.

The following conditions will force the operation mode to change to Green mode:

- · Any reset condition from any operation mode
- · Any interrupt from Sleep mode or Idle mode
- Port A wake-up from Sleep mode or Idle mode

How to change the Operation Mode

- Normal mode to Green mode:
- Clear MODE1 to 0, then operation mode is changed to Green mode but the UPEN status is not changed. However, UPEN can be cleared by software.
- Normal mode or Green mode to Sleep mode: Step 1: Clear MODE0 to 0 Step 2: Clear MODE1 to 0 Step 3: Clear UPEN to 0 Step 4: Execute HALT instruction After Step 4, operation mode is changed to Sleep mode.
- Normal mode or Green mode to Idle mode: Step 1: Set MODE0 to 1
 Step 2: Clear MODE1 to 0
 Step 3: Clear UPEN to 0
 Step 4: Execute HALT instruction
 After Step 4, operation mode is changed to Idle mode.
- Green mode to Normal mode: Step 1: Set UPEN to 1
 Step 2: Software delay 20ms
 Step 3: Set MODE1 to 1
 After Step 3, operation mode is changed to Normal mode.

Register	Label	Bits	R/W	Function
WDTS (09H)	WS0 WS1 WS2	0 1 2	RW	Watchdog Timer division ratio selection bits Bit 2, 1, 0=000, Division ratio=1:1 Bit 2, 1, 0=001, Division ratio=1:2 Bit 2, 1, 0=010, Division ratio=1:4 Bit 2, 1, 0=011, Division ratio=1:8 Bit 2, 1, 0=100, Division ratio=1:16 Bit 2, 1, 0=101, Division ratio=1:32 Bit 2, 1, 0=110, Division ratio=1:64 Bit 2, 1, 0=111, Division ratio=1:128
		7~3	RW	Unused bit. These bits are read/write-able.



Register	Label	Bits	R/W	Function
		4~0	RO	Unused bit, read as "0"
	UPEN	5	RW	 Enable frequency up conversion function to generate 3.58MHz Disable frequency up conversion function to generate 3.58MHz
MODE (26H)	MODE0	6	RW	 Disable 32768Hz oscillator while the HALT instruction is executed (Idle mode) Enable 32768Hz oscillator while the HALT instruction is executed (Sleep mode)
	MODE1 7 RV		RW	1: Select 3.58MHz as CPU system clock 0: Select 32768Hz as CPU system clock

Operation Mode Description

HALT Instruction	MODE1	MODE0	UPEN	Operation Mode	32768Hz	3.58MHz	System Clock
Not execute	1	Х	1	Normal	ON	ON	3.58MHz
Not execute	0	Х	0	Green	ON	OFF	32768Hz
Be executed	0	0	0	Sleep	ON	OFF	HALT
Be executed	0	1	0	Idle	OFF	OFF	HALT

Note: "X" means don't care

• Sleep mode or Idle mode to Green mode:

Method 1: Any reset condition occurred

Method 2: Any interrupt is active

Method 3: Port A wake-up

Note:The Timer 0, Timer 1, RTC and dialer I/O interrupt function will not work at the Idle mode because the 32768Hz crystal is stopped.

The reset conditions include power on reset, external reset, WDT time-out reset. By examining the processor status flag, PDF and TO, the program can distinguish between different "reset conditions". Refer to the Reset function for detailed description.

The port A wake-up and interrupt can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by mask option. Awakening from Port A stimulus, the program will resume execution of the next instruction.

Any valid interrupts from Sleep mode or Idle mode may cause two sequences. One is if the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. The other is if the interrupt is enabled and the stack is not full, the regular interrupt response takes place. It is necessary to mention that if an interrupt request flag is set to "1" before entering the Sleep mode or Idle mode, the wake-up function of the related interrupt will be disabled.

Once a Sleep mode or Idle mode wake-up event occurs, it will take SST delay time (1024 system clock period) to

resume to Green mode. In other words, a dummy period is inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the Sleep mode or Idle mode.

The Sleep mode or Idle mode is initialized by the HALT instruction and results in the following.

- The system clock will be turned off.
- The WDT function will be disabled if the WDT clock source is the instruction clock.
- The WDT function will be disabled if the WDT clock source is the 32768Hz in Idle mode.
- The WDT will still function if the WDT clock source is the WDT OSC.
- If the WDT function is still enabled, the WDT counter and WDT prescaler will be cleared and recounted again.
- The contents of the on chip RAM and registers remain unchanged.
- All the I/O ports maintain their original status.
- The flag PDF is set and the flag TO is cleared by hardware.




Reset

There are three ways in which a reset can occur.


- Power on reset.
- A low pulse onto RES pin.
- WDT time-out.


After these reset conditions, the Program Counter and Stack Pointer will be cleared to 0.

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system is reset or awakes from the Sleep or Idle operation mode.



Reset Circuit





By examining the processor status flags PDF and TO, the software program can distinguish between the dif-

то	PDF	Reset Condition
0	0	Power on reset
u	u	External reset during Normal mode or Green mode
0	1	External reset during Sleep mode or Idle mode
1	u	WDT time-out during Normal mode or Green mode
1	1	WDT time-out during Sleep mode or Idle mode

Note: "u" means "unchanged"

The functional units chip reset status are shown below:

000H
Disabled
Cleared
Cleared After a master reset, WDT begins counting. (If WDT function is enabled by mask option)
Off
Input mode
Points to the top of the stack

When the reset conditions occurred, some registers may be changed or unchanged. (HT95L400/40P)

				Reset Conditions	5	
Register	Addr.	Power On	RES Pin	RES Pin (Sleep/Idle)	WDT	WDT (Sleep/Idle)
IAR0	00H	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	սսսս սսսս
MP0	01H	XXXX XXXX	սսսս սսսս	սսսս սսսս	นนนน นนนน	սսսս սսսս
IAR1	02H	xxxx xxxx	սսսս սսսս	սսսս սսսս	սսսս սսսս	սսսս սսսս
MP1	03H	XXXX XXXX	սսսս սսսս	սսսս սսսս	นนนน นนนน	սսսս սսսս
BP	04H	0 0000	0 0000	0 0000	0 0000	u uuuu
ACC	05H	xxxx xxxx	սսսս սսսս	นนนน นนนน	นนนน นนนน	uuuu uuuu
PCL	06H	0000H	0000H	0000H	0000H	0000H
TBLP	07H	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	08H	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	սսսս սսսս



		Reset Conditions									
Register	Addr.	Power On	RES Pin	RES Pin (Sleep/Idle)	WDT	WDT (Sleep/Idle)					
WDTS	09H	0000 0111	0000 0111	0000 0111	0000 0111	นนนน นนนน					
STATUS	0AH	00 xxxx	uu uuuu	01 uuuu	1u uuuu	11 uuuu					
INTC0	0BH	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu					
TMR0H	0CH	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս					
TMR0L	0DH	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน					
TMR0C	0EH	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u					
TMR1H	0FH	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน					
TMR1L	10H	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน					
TMR1C	11H	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u					
PA	12H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน					
PAC	13H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน					
PB	14H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน					
PBC	15H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน					
DialerIO	16H	111x xxxx	111x xxxx	111x xxxx	111x xxxx	นนนน นนนน					
PD	18H	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս					
PDC	19H	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս					
PE	1AH	1111	1111	1111	1111	uuuu					
PEC	1BH	1111	1111	1111	1111	uuuu					
INTC1	1EH	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu					
TBHP	1FH	xx xxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu					
DTMFC	20H	0-1	0-1	0-1	0-1	u-u					
DTMFD	21H	0000 0000	0000 0000	0000 0000	0000 0000	นนนน นนนน					
LINE	22H	0	u	u	u	u					
RTCC	24H	0-0	u-u	u-u	u-u	u-u					
MODE	26H	000	00u	00u	00u	000					
LCDIO	28H	000	uuu	uuu	uuu	uuu					
LCDC	2DH	0000 -000	uuuu -uuu	uuuu -uuu	uuuu -uuu	uuuu -uuu					
PFDC	2EH	0000	0000	0000	0000	uuuu					
PFDD	2FH	0000 0000	0000 0000	0000 0000	0000 0000	นนนน นนนน					
PF	34H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน					
PFC	35H	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน					
PG	36H	1111	1111	1111	1111	uuuu					
PGC	37H	1111	1111	1111	1111	uuuu					
RAM (Data	&LCD)	х	u	u	u	u					

Note: "u" means "unchanged"

"x" means "unknown"

"-" means "unused"

Timer/Event Counter


Two timer/event counters (TMR0, TMR1) are implemented in the telephone controller series. The Timer/Event Counter 0 and Timer/Event Counter 1 contain 16-bits programmable count-up counter and the clock may come from an external or internal source. For TMR0, the internal source is the instruction clock (system clock/4). For TMR1, the internal source is 32768Hz.

Using the 32768Hz clock or instruction clock, there is only one reference time-base. The external clock input allows the user to count external events, measure time intervals or pulse width, or generate an accurate time base.

There are 3 registers related to the Timer/Event Counter 0; TMR0H, TMR0L and TMR0C. Writing TMR0L only writes the data into a low byte buffer, but writing TMR0H simultaneously writes the data along with the contents of the low byte buffer into the Timer/Event Counter 0 preload register (16-bit). The Timer/Event Counter 0 preload register is changed by writing TMR0H operations. Writing TMR0L will keep the Timer/Event Counter 0 preload register unchanged.

Reading TMR0H latches the TMR0L into the low byte buffer to avoid a false timing problem. Reading TMR0L returns the contents of the low byte buffer. In other words, the low byte of the Timer/Event Counter 0 can not be read directly. It must read the TMR0H first to make the low byte contents of Timer/Event Counter 0 be latched into the buffer.

There are 3 registers related to the Timer/Event Counter 1; TMR1H, TMR1L and TMR1C. The Timer/Event Counter 1 operates in the same manner as the Timer/Event Counter 0.



Timer/Event Counter 0/1

Register	Label	Bits	R/W	Function
		0~2	RO	Unused bit, read as "0"
TMR0C	T0E/T1E	3	RW	To define the TMR0/TMR1 active edge of timer For event count or Timer mode (0=active on low to high; 1=active on high to low) For pulse width measurement mode (0=measures low pulse width; 1=measures high pulse width)
(0EH)	T0ON/T1ON	4	RW	To enable/disable timer counting (0=disabled; 1=enabled)
TMR1C	_	5	RO	Unused bit, read as "0"
(11H)	T0M0/T1M0 T0M1/T1M1	6 7	RW	To define the operating mode Bit 7, 6=01, Event count mode (external clock) Bit 7, 6=10, Timer mode Bit 7, 6=11, Pulse width measurement mode Bit 7, 6=00, Unused Only Timer mode is available for HT95L000/00P.

Register	Bits	R/W	Function
TMR0H (0CH)	0~7	RW	Timer/Event Counter 0 higher-order byte register
TMR0L (0DH)	0~7	RW	Timer/Event Counter 0 lower-order byte register
TMR1H (0FH)	0~7	RW	Timer/Event Counter 1 higher-order byte register
TMR1L (10H)	0~7	RW	Timer/Event Counter 1 lower-order byte register



The TMR0C is the Timer/Event Counter 0 control register, which defines the Timer/Event Counter 0 options. The Timer/Event Counter 1 has the same options as the Timer/Event Counter 0 and is defined by TMR1C. The timer/event counter control registers define the operating mode, counting enable or disable and active edge.

The T0M0/T1M0, T0M1/T1M1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR0 or $\overline{INT}/TMR1$) pin. The timer mode functions as a normal timer with the clock source coming from instruction clock (TMR0) or 32768Hz (TMR1). The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0 or $\overline{INT}/TMR1$). The counting is based on the 32768Hz clock for TMR1 or instruction clock for TMR0.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFFFH. If an overflow occurs, the counter is reloaded from the timer/event counter preload register and generates the corresponding interrupt request flag (T0F/T1F) at the same time. Note that the event count mode is not available for HT95L000/00P.

In pulse width measurement mode with the T0ON/T1ON and T0E/T1E bits equal to 1, once the TMR0/TMR1 pin has received a transient from low to high (or high to low; if the T0E/T1E bit is 0) it will start counting until the TMR0/TMR1 pin returns to the original level and resets the T0ON/T1ON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only 1 cycle measurement can be done. Until setting the T0ON/T1ON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and continue to measure the width and issues the interrupt request just like the other two modes. Note that this mode is not available for HT95L000/00P.

To enable the counting operation, the timer on bit (T0ON/T1ON) should be set to 1. In the pulse width measurement mode, the T0ON/T1ON will be cleared automatically after the measurement cycle is completed. But in the other two modes the T0ON/T1ON can only be reset by instruction. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I/ET1I can disable the corresponding interrupt service.

In the case of timer/event counter off condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turned on, data written to the timer/event counter is reserved only in the timer/event counter preload register. The timer/event counter will go on operating until an overflow occurs.

Input/Output Ports

There is a maximum of 40 bidirectional input/output lines in the HT95LXXX family MCU, labeled as PA, PB, PD, PE, PF and PG. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction □MOV A,[m]□ (m=12H, 14H, 18H, 1AH, 34H or 36H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PDC, PEC, PFC, PGC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input can be reconfigured dynamically under software control. To make one I/O line to function as an input line, the corresponding latch of the control register must be written with a "1". The pull-high resistance shows itself automatically if the pull-high option is selected. The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction. For output function, CMOS is the only configuration. Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 18H, 1AH, 34H or 36H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. They are selected by mask option per bit.


There is a pull-high option available for all I/O lines. Once the pull-high option of an I/O line is selected, the I/O lines have pull-high resistor. Otherwise, the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode may cause a floating state.



I/O Port	Output	Ing	Supported for HT95LXXX					
1/0 Port	Output	Pull-high Resistor	Wake-up Function	400/40P	300/30P	200/20P	100/10P	000/00P
PA7~PA0	CMOS	Selected per bit	Selected per bit	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
PB7~PB0	CMOS	Selected per bit	_	\checkmark	\checkmark	\checkmark	\checkmark	*
PD7~PD0	CMOS	Selected per nibble	_	\checkmark	\checkmark	\checkmark		
PE3~PE0	CMOS	Selected per nibble	_	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
PF7~PF0	CMOS	Selected per nibble		\checkmark	_	_	_	_
PG3~PG0	CMOS	Selected per nibble		\checkmark				

I/O port pull-high, wake-up function are selected by mask option

Note: "---" means unavailable



Input/Output Ports

	Some input/out	out pins can be	optioned to LCD	outputs by software.
--	----------------	-----------------	-----------------	----------------------

Register	Bits	R/W	Label	Value	400/40P	300/30P	200/20P	100/10P	000/00P					
	-		0050	0	SEG47~SEG44 PE3~PE0		_	SEG19~SEG16	SEG15~SEG12					
	5	RW	SPE0	1			_	PE3~PE0	PE3~PE0					
LCDIO	7		0		0 SEG43~SEG40			_	_					
(28H)		RW	SPD1	1	PD7-	~PD4	_							
	6		0000	SPD0	SPD0	0	SEG39-	~SEG36		_	_			
	6 RW	6	RVV			SPDU	SPDU	5PD0	1	PD3-	-PD0			
LCDC		1	1 RW			-			0	COM7-	-COM0	COM7~COM0		
(2DH)				VDIAS	1	COM7~COM0	are unavailable	PD7~PD0						

When the PD0~PD7 or the PE0~PE3 are not selected, the I/O port control register PDC (19H), PEC (1BH) could be readable/writable and be used as a general user RAM, but this function is not available for register PD (18H) and PE (1AH).



DTMF Generator

The DTMF (Dual Tone Multiple-Frequency) signal generator is implemented in the telephone controller. It can generate 16 dual tones and 8 single tones from the DTMF pin. This generator also supports power down, tone on/off function. The DTMF generator clock source is 3.58MHz, before using this function, the system operation mode must be at Normal mode.


The power down mode (D_PWDN=1) will terminate all the DTMF generator function, however, the registers DTMFC and DTMFD are accessible at this power down mode. The duration of DTMF output should be handled by the software. DTMFD register value could be changed as desired, the DTMF pin will output the new dual-tone simultaneously.

Register	Label	Bits	R/W	Function
	D_PWDN	0	RW	DTMF generator power down 1: DTMF generator is at power down mode. 0: DTMF generator is at operation mode.
		1	RO	Unused bit, read as "0"
DTMFC	TONE	2	RW	Tone output enable 1: DTMF signal output is enabled. 0: DTMF signal output is disabled.
(20H)		3	RW	Reserved, inhibit using.
		4	RW	Reserved, inhibit using.
		5	RO	Unused bit, read as "0"
		6	RW	Reserved, inhibit using.
		7	RO	Unused bit, read as "0"
DTMFD	TC4~TC1	3~0	RW	To set high group frequency
(21H)	TR4~TR1	7~4	RW	To set low group frequency

Note: Bit3, 4, 6 of DTMFC are reserved, always keep the initial value.

The DTMF pin output is controlled by the combination of the D_PWDN, TONE, TR~TC value.

Control Re	egister Bits	DTME Din Output Status
TONE	TR4~TR1/TC4~TC1	DTMF Pin Output Status
х	х	0
0	х	1/2 VDD
1	0	1/2 VDD
1	Any valid value	16 dual tones or 8 signal tones, bias with 1/2 VDD
		x x 0 x 1 0



DTMF Output

Tone frequency

Output Freq	% Error	
Specified	Actual	76 EITOI
697	699	+0.29%
770	766	-0.52%
852	847	-0.59%
941	948	+0.74%
1209	1215	+0.50%
1336	1332	-0.30%
1477	1472	-0.34%

% Error does not contain the crystal frequency shift



	Low (Group			High (Group	DTMF	DTMF		
TR4	TR3	TR2	TR1	TC4	TC3	TC2	TC1	Low	High	Code
0	0	0	1	0	0	0	1	697	1209	1
0	0	0	1	0	0	1	0	697	1336	2
0	0	0	1	0	1	0	0	697	1477	3
0	0	0	1	1	0	0	0	697	1633	А
0	0	1	0	0	0	0	1	770	1209	4
0	0	1	0	0	0	1	0	770	1336	5
0	0	1	0	0	1	0	0	770	1477	6
0	0	1	0	1	0	0	0	770	1633	В
0	1	0	0	0	0	0	1	852	1209	7
0	1	0	0	0	0	1	0	852	1336	8
0	1	0	0	0	1	0	0	852	1477	9
0	1	0	0	1	0	0	0	852	1633	С
1	0	0	0	0	0	0	1	941	1209	*
1	0	0	0	0	0	1	0	941	1336	0
1	0	0	0	0	1	0	0	941	1477	#
1	0	0	0	1	0	0	0	941	1633	D
		_		Single to	one for test	ing only		_		
0	0	0	1	0	0	0	0	697		
0	0	1	0	0	0	0	0	770		
0	1	0	0	0	0	0	0	852		
1	0	0	0	0	0	0	0	941		
0	0	0	0	0	0	0	1		1209	
0	0	0	0	0	0	1	0		1336	
0	0	0	0	0	1	0	0		1477	
0	0	0	0	1	0	0	0		1633	

DTMF frequency selection table: register DTMFD[21H]

Writing other values to TR4~TR1, TC4~TC1 may generate an unpredictable tone.




Dialer I/O Function

A special dialer I/O circuit is built into the telephone controller for dialing application. These specially designed I/O cells allows the controller to work under a low voltage condition that usually happens when the subscriber's loop is long.

Dialer I/O pin function:

Name	I/O	Description
XMUTE	NMOS Output	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$
DNPO	NMOS Output	DNPO pin is an NMOS output, usually by means of software to make/break the line. This pin is only controlled by software.
PO	CMOS Output	This pin is controlled by the $\overline{\text{HKS}}$, HFI and $\overline{\text{HDI}}$ pins. When $\overline{\text{PO}}$ pin is high, the telephone line is make. When $\overline{\text{PO}}$ pin is low, the telephone line is break.
HKS	Schmitt Trigger Input	This pin controls the PO pin directly. This pin is used to monitor the status of the hook-switch and its combination with HFI/HDI can control the PO pin output to make or break the line. A rising edge to HKS pin will cause the dialer I/O to be on-hook status and generate an interrupt, its vector is 18H. A falling edge to HKS pin will cause the dialer I/O to be off-hook status and clear HFO and HDO flags to 0. This falling edge will also generate an interrupt, its vector is 18H.
HDO	CMOS Output	Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P This pin is controlled directly by HDI, HKS and HFI pin. When HDO pin is high, the hold-line function is enabled and PO outputs a high signal to make the line.
HDI	Schmitt Trigger Input	Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P A low pulse to HDI pin (hold-line function request) will clear HFO to 0 and toggle HDO and generates an interrupt, its vector is 18H. This pin controls the HFO and HDO pins directly. This pin is functional only when the line is made, that is, off-hook or hand-free (PO output high signal).
HFO	CMOS Output	This pin is controlled directly by HFI, $\overline{\text{HDI}}$ and $\overline{\text{HKS}}$ pins. When HFO pin is high, the hand-free function is enabled and $\overline{\text{PO}}$ outputs a high signal to make the line.
HFI	Schmitt Trigger Input	A high pulse to HFI pin (hand-free function request) will clear HDO to 0 and toggle HFO and generates an interrupt, its vector is 18H. This pin controls the \overline{PO} , HFO and HDO pins directly.

The following are the recommended circuit for HFI and $\overline{\text{HDI}}$ pins.





Phone controller also supports the dialer I/O flag to monitor the dialer status.


Register	Label	Bits	R/W	Function
	HFI	0	RO	1: The HFI pin level is 1. 0: The HFI pin level is 0.
	HFO	1	RO	1: The HFO pin level is 1. 0: The HFO pin level is 0.
	HDI	2	RO	Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P 1: The HDI pin level is 1. 0: The HDI pin level is 0.
DIALERIO (16H)	HDO	3	RO	Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P 1: The HDO pin level is 1. 0: The HDO pin level is 0.
	HKS	4	RO	1: The HKS pin level is 1. 0: The HKS pin level is 0.
	SPO	5	RW	1: The \overline{PO} pin is controlled by the combination of the \overline{HKS} , HFI and \overline{HDI} pin. 0: The \overline{PO} pin level is set to 0 by software.
	SDNPO	6	RW	 The DNPO pin level is set to floating by software. The DNPO pin level is set to 0 by software.
	XMUTE	7	RW	1: The XMUTE pin is set to floating by software. 0: The XMUTE pin is set to 0 by software.

The SPO flag is special designed to control the \overline{PO} . When the flag SPO is set to 1, the \overline{PO} pin is controlled by the combination of the HKS pin, HFI pin and HDI pin. The \overline{PO} pin will always be 0 if the flag SPO=0.

The relation	hetween	the	Dialer	1/0	function	(SPO=1)
The relation	Dermeen	uie	Dialei	1/0	Turicuori	(0 - 1)

Dialer Function	Dialer I	/O Pin (Flag) Status	Result			
Dialer Function	HKS	HFO	HDO	PO	DNPO	Telephone Line	
On-hook	1	0	0	0	floating	break	
On-hook & Hand-free	1	1	0	1	floating	make	
On-hook & Hold-line	1	0	1	1	floating	make	
Off-hook	0	0	0	1	floating	make	
Off-hook & Hand-free	0	1	0	1	floating	make	
Off-hook & Hold-line	0	0	1	1	floating	make	

The following describes the dialer I/O function status machine figure (Available on Normal mode, Green mode or Sleep mode):



Note: 1. If the dialer status is on-hook and hold-line, the falling edge transition onto HDI pin will not generate the dialer I/O interrupt.

2. Dialer I/O function is not available in Idle mode




Line Control Function (Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P)

Register	Label	Bits	R/W	Function
LINE		6~0	RO	Unused bit, read as "0"
(22H)	LINEC	7	RW	 Enable the line control function Disable the line control function

The line control function is enabled by flag LINEC

	Conditions	Source to Enable			
LINEC	Operation Mode	Line Control Function			
1	Normal or Green mode	RTC time out interrupt			
1	Sleep mode	Port A wake-up RTC time out interrupt			
1	Idle mode	Port A wake-up			

When the line control source is activated, the \overrightarrow{PO} pin will be set to high signal. Clearing LINEC to 0 will terminate the line control function and drive \overrightarrow{PO} pin outputs low signal.




RTC Function

Register	Label	Bits	R/W	Function		
		6, 4~0	RO	Unused bit, read as "0"		
RTCC (24H)	RTCEN	5	RW	1: Enable RTC function 0: Disable RTC function		
(2)	RTCTO 7 RW		RW	1: RTC time-out occurs 0: RTC time-out not occurs		

The real time clock (RTC) is used to supply a regular internal interrupt. Its time-out period is 1000ms. If the RTC time-out occurs, the interrupt request flag RTCF and the RTCTO flag will be set to 1. The interrupt vector for the RTC is 14H. When the interrupt subroutine is serviced, the interrupt request flag (RTCF) will be cleared to 0, but the flag RTCTO remain in its original value. If the RTCTO flag is not cleared, next RTC time-out interrupt will occur.

Low Battery Detection (Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P)

The phone controller provides a circuit that detects the LBIN pin voltage level. To enable this detection function, the LBEN should be written as 1. Once this function is enabled, the detection circuit needs 50μ s to be stable. After that, the user could read the result from LBFG. The low battery detect function will consume power. For power saving, write 0 to LBEN if the low battery detection function is unnecessary.



The battery low threshold is determined by external R1 and R2 resistors.

$$1.15 = \frac{V_{DET} x R2}{R1 + R2} \rightarrow V_{DET} = \frac{1.15 x (R1 + R2)}{R2}$$

If we want to detect V_{DET}=2.4V

then
$$2.4V = \frac{1.15x(R1+R2)}{R2} \rightarrow R1 = 1.087R2$$



LCD Driver

The LCD driver can directly drive an LCD panel with 1/8 duty and 1/4 bias or with 1/16 duty and 1/5 bias, this function is selected by the flag VBIAS. The frame of this LCD driver may select a 64Hz or 128Hz by flag FRAME.

LCD driver uses the voltage of the VLCD pin as the power source. To adjust the view angle, the programmer can select the real LCD power by the flags VCON0 and VCON1. The flag LCDON is used to turn On/Off the LCD display. Note that the VLCD voltage must equal or be less than VDD.

Segment/Common to I/O Selection

For the flexible purpose, some of the LCD COMMON and SEGMENT pins are shared with the input/output port.

Both of the HT95L400/40P and HT95L300/30P provide 12 pins to be selected to SEGMENT output pins or I/O pins. HT95L200/20P provides 8 pins to be selected for COMMON output pins or I/O pins. Both of the HT95L100/10P and HT95L000/00P provide 4 pins to be selected for SEGMENT output pins or I/O pins.

All of the HT95L400/40P, HT95L300/30P and HT95L200/20P provide the LCD COMMON output pins for 8 COMMON or 16 COMMON. The description of the relation between segment pins, common pins and I/O pins are shown on the below.

Register	Label	Bits	R/W	Function
	FRAME	0	RW	Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P LCD frame selection 0: LCD frame is 64Hz 1: LCD frame is 128Hz The frame frequency is fixed to 64Hz for HT95L100/10P and HT95L000/00P
	VBIAS	1	RW	Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P LCD BIAS selection 0: select 1/16 duty and 1/5 bias, COM15~COM0 are available 1: select 1/8 duty and 1/4 bias, only COM15~COM8 are available When the 8 COM is selected HT95L400/40P: COM7~COM0 will be optioned to unused pins HT95L300/30P: COM7~COM0 will be optioned to unused pins HT95L200/20P: COM7~COM0 are disabled, PD7~PD0 are available
LCDC (2DH)	LBEN	2	RW	Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P Low battery detection switch 0: disable the low battery detection 1: enable the low battery detection
	_	3	RO	Unused bit, read as "0"
	LBFG	4	ROS	Supported for HT95L400/40P, HT95L300/30P, HT95L200/20P, HT95L100/10P Low battery detection flag 1: LBIN pin voltage is less than 1.15V 0: LBIN pin voltage is not less than 1.15V
	VCON0 5 VCON1 6 RW		RW	LCD contrast adjusting Bit6,5=00: LCD voltage supply is 0.66×VLCD Bit6,5=10: LCD voltage supply is 0.82×VLCD Bit6,5=01: LCD voltage supply is 0.93×VLCD Bit6,5=11: LCD voltage supply is 1.00×VLCD
	LCDON	7	RW	1: Turn on the LCD display 0: Turn off the LCD display



Register	Label	Bits	R/W	Function
	_	0~4	RO	Unused bit, read as "0"
LCDIO (28H)	SPE0	5	RW	Supported for HT95L400/40P, HT95L300/30P, HT95L100/10P, HT95L000/00P Bit value is 0: HT95L400/40P: SEG47~SEG44 output are available HT95L300/30P: SEG47~SEG44 output are available HT95L100/10P: SEG19~SEG16 output are available HT95L000/00P: SEG15~SEG12 output are available Bit value is 1: HT95L400/40P: PE3~PE0 output are available HT95L300/30P: PE3~PE0 output are available HT95L100/10P: PE3~PE0 output are available HT95L100/10P: PE3~PE0 output are available HT95L000/00P: PE3~PE0 output are available
	SPD0	6	RW	Supported for HT95L400/40P, HT95L300/30P Bit value is 0: SEG39~SEG36 output are available Bit value is 1: PD3~PD0 output are available
	SPD1	7	RW	Supported for HT95L400/40P, HT95L300/30P Bit value is 0: SEG43~SEG40 output are available Bit value is 1: PD7~PD4 output are available

LCD Display Memory

The phone controller provides an area on embedded data memory for LCD display. The LCD display memory are located at bank 1BH and can be read and written to, only by indirect addressing mode using MP1. When data is written into the display data area it is automatically read by the LCD driver which then generates the corresponding LCD driving signals, to turn the display On or Off, a "1" or "0" is written to the corresponding bit of the display memory, respectively. All of the LCD display memories are with random values after the power on reset and unchanged after other reset conditions.

	COM7 to COM0 for HT95L400/40P, HT95L300/30P								
Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
40H	SEG0	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
41H	SEG1	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
_	_	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
6EH	SEG46	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
6FH	SEG47	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
	С	OM15 to C	COM8 for	HT95L400	/40P, HT9	5L300/30P)		
Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
70H	SEG0	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
71H	SEG1	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
	_	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
9EH	SEG46	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
9FH	SEG47	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8

Note: When VBIAS bit set to 1 for 8 COM operation (48×8), the LCD RAM only map to (70H~9FH).



	COM7 to COM0 for HT95L200/20P								
Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
40H	SEG0	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
41H	SEG1	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
_	_	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
56H	SEG22	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
57H	SEG23	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
	COM15 to COM8 for HT95L200/20P								
Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
70H	SEG0	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
71H	SEG1	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
_	_	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
86H	SEG22	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8
87H	SEG23	COM15	COM14	COM13	COM12	COM11	COM10	COM9	COM8

Note: When VBIAS bit is set to 1 for 8 COM operation (24×8), the LCD RAM only map to (70H~87H).

	COM7 to COM0 for HT95L100/10P								
Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
8CH	SEG0	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
8DH	SEG1	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
_		COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
9EH	SEG18	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
9FH	SEG19	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0

	COM7 to COM0 for HT95L000/00P								
Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
90H	SEG0	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
91H	SEG1	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
_		COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
9EH	SEG14	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0
9FH	SEG15	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0

DED Conservator (Summariad for UTOEL 400/	10P, HT95L300/30P, HT95L200/20P, HT95L100/10P)
PFD Generator (Supported for H195L400/4	WP. MIYOLOU/OVP. MIYOLOU/ZUP. MIYOLIUU/IVP)

Register	Label	Bits	R/W	Function
		3~0	RO	Unused bit, read as "0"
	PFDEN	4	RW	 Enable PFD output Disable PFD output, the MUSIC pin output low level.
PFDC (2EH)	PRES0 PRES1	5 6	RW	Bit6, 5=00: Prescaler output= PFD frequency source/1 Bit6, 5=01: Prescaler output= PFD frequency source/2 Bit6, 5=10: Prescaler output= PFD frequency source/4 Bit6, 5=11: Prescaler output= PFD frequency source/8
	FPFD	7	RW	1: The PFD frequency source is 3.58MHz/4 0: The PFD frequency source is 32768Hz
PFDD (2FH)		7~0	RW	PFD data register




The PFD (programmable frequency divider) is implemented in the phone controller. It is composed of two portions: a prescaler and a general counter.

The prescaler is controlled by the register bits, PRES0 and PRES1. The general counter is programmed by an 8-bit register PFDD.

The source for this generator can be selected from 3.58MHz/4 or 32768Hz. To enable the PFD output, write 1 to the PFDEN bit.

The PFDD is inhibited to write while the PFD is disabled. To modify the PFDD contents, the PFD must be enabled. When the generator is disabled, the PFDD is cleared by hardware.




Mask Option Table

The following shows many kinds of mask options in the telephone controller. All these options should be defined in order to ensure proper system functions.

Name	Mask Option
WDT	WDT source selection RC→Select the WDT OSC to be the WDT source. T1→Select the instruction clock to be the WDT source. 32kHz→Select the external 32768Hz to be the WDT source. Disable→Disable WDT function.
CLRWDT	This option defines how to clear the WDT by instruction. One clear instruction→The "CLR WDT" can clear the WDT. Two clear instructions→Only when both of the "CLR WDT1" and "CLR WDT2" have been executed, then WDT can be cleared.
Wake-up PA	Port A wake-up selection. Define the activity of wake-up function. All port A have the capability to wake-up the chip from a HALT. This wake-up function is selected per bit.
Pull-high PA Pull-high PB Pull-high PD Pull-high PE Pull-high PF Pull-high PG	 Pull-high option. This option determines whether the pull-high resistance is viable or not. Port A pull-high option is selected per bit. Port B pull-high option is selected per nibble. (Note: Port D pull-high option is selected per nibble. Port E pull-high option is selected per nibble. Port F pull-high option is selected per nibble. Port F pull-high option is selected per nibble. Port G pull-high option is selected per nibble.



Application Circuits



Note: Some floating input pins (INT/TMR1, TMR0, etc.) are not shown in this circuit.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic		1	
ADD A,[m] ADD A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c c} 1 \\ 1 \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{array} $	Z Z Z Z Z Z Z Z Z Z Z Z
Increment & D			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)} \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		.(1)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 \checkmark : Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

 $^{(3)}$: $^{(1)}$ and $^{(2)}$

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data	internety e	ind bailing to		indiator			
Description					ory, accum ccumulato		the carry flag) are ac
Operation	$ACC \leftarrow A$	CC+[m]+0	2					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
			\checkmark	\checkmark	\checkmark	\checkmark		
ADCM A,[m]	Add the a	ccumulato	or and carr	y to data r	nemory			
Description					ory, accum pecified da		d the carry flag y.) are a
Operation	[m] ← AC	C+[m]+C						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	_		\checkmark	\checkmark	\checkmark	\checkmark		
ADD A,[m]			o the accu					
Description	The conte stored in f			data mem	ory and the	e accumul	ator are addeo	1. The
Operation	$ACC \leftarrow A$	CC+[m]						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	_		\checkmark	V	\checkmark	\checkmark		
							l	
	<u>.</u>							
ADD A,x	Add imme	ediate data	a to the ac	cumulator				
-		ents of the			specified	data are ao	dded, leaving t	he res
Description	The conte	ents of the tor.			specified o	lata are ao	dded, leaving t	he resi
Description Operation	The conte accumula	ents of the tor.			specified o	data are ao	dded, leaving t	he resi
Description Operation	The conte accumula	ents of the tor.			specified of	data are ao	dded, leaving t	he resi
ADD A,x Description Operation Affected flag(s)	The conte accumula ACC ← A	ents of the tor. CC+x	accumulat	or and the			dded, leaving t	he res⊧
Description Operation Affected flag(s)	The conte accumula ACC ← A TO 	PDF	ov ov	or and the Z √	AC √	С	dded, leaving t	he res
Description Operation Affected flag(s) ADDM A,[m]	The conte accumula ACC ← A TO 	ents of the tor. CC+x PDF 	OV √ or to the da	or and the Z √ ta memor	AC √ y	C V		
Description Operation	The conte accumula ACC ← A TO 	PDF Ccumulate ents of the	OV √ or to the da	or and the Z √ ta memor	AC √ y	C V	dded, leaving t	
Description Operation Affected flag(s) ADDM A,[m]	The conte accumula ACC ← A TO Add the a The conte	PDF CC+x PDF ccumulato ents of the the data m	OV √ or to the da	or and the Z √ ta memor	AC √ y	C V		
Description Operation Affected flag(s) ADDM A,[m] Description	The conte accumula ACC ← A TO Add the a The conte stored in t	PDF CC+x PDF ccumulato ents of the the data m	OV √ or to the da	or and the Z √ ta memor	AC √ y	C V		
Description Operation Affected flag(s) ADDM A,[m] Description Operation	The conte accumula ACC ← A TO Add the a The conte stored in t	PDF CC+x PDF ccumulato ents of the the data m	OV √ or to the da	or and the Z √ ta memor	AC √ y	C V		



HT95LXXX

AND A,[m]			ulator with	n data mer	non		
Description	Data in the accumulator and the specified data memory perform a bitwise logical_AN eration. The result is stored in the accumulator.						
Operation	$ACC \leftarrow A$	CC "AND	" [m]				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
				\checkmark			
AND A,x	Logical A	ND immed	liate data t	to the accu	umulator		
Description	Data in the accumulator and the specified data perform a bitwise logical_AND op The result is stored in the accumulator.						
Operation	$ACC \leftarrow A$	CC "AND	″ x				
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
				\checkmark		_	
ANDM A,[m]	Logical A	ND data m	nemory wit	h the accu	umulator		
Description		•		nory and th the data r		llator perfo	
Operation	$[m] \leftarrow AC$	C "AND"	[m]				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
				\checkmark			
CALL addr	Subroutin	e call					
Description	program of this onto	ounter inc	rements o The indica	y calls a s nce to obta ated addre ress.	ain the add	lress of the	
Operation	Stack \leftarrow PC \leftarrow add						
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		_		_	_		
CLR [m]	Clear dat	a memory					
Description	The conte	ents of the	specified	data mem	ory are cle	eared to 0.	
Operation	[m] ← 00l	-					
Affected flag(s)							
- · ·	ТО	PDF	OV	Z	AC	С	
	_			_	_	_	
		1				1	



CLR [m].i	Clear bit o	of data me	mory			
Description	The bit i c	of the spec	ified data	memory is	cleared to	o 0.
Operation	[m].i ← 0					
Affected flag(s)	ТО	DDE	0)/	7	4.0	0
	ТО	PDF	OV	Z	AC	С
					_	_
CLR WDT	Clear Wa	tchdog Tin	ner			
Description	The WDT cleared.	is cleared	(clears the	e WDT). TI	ne power o	lown bit (l
Operation	WDT \leftarrow 0 PDF and					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0	0				
CLR WDT1	Preclear \	Natchdog	Timer			
Description	Together of this inst	with CLR V ruction wit	NDT2, clea shout the of	ther precle	ar instruct	ion just se
Onenation			has been	executed	and the T	O and PL
Operation	WDT \leftarrow 0 PDF and					
Affected flag(s)						
Affected flag(s)	ТО	PDF	OV	Z	AC	С
Affected flag(s)	TO 0*	PDF 0*	OV	Z	AC	C
Affected flag(s)		0*		Z	AC	C
	0* Preclear V Together of this ins	0* Watchdog with CLR V truction w		ars the WI	 DT. PDF a lear instru	nd TO are
CLR WDT2	0* Preclear V Together of this ins	0* Watchdog with CLR \ truction w instruction 0H*	Timer NDT1, clea	ars the WI	 DT. PDF a lear instru	nd TO are
CLR WDT2 Description	0* Preclear V Together of this ins plies this WDT ← 0	0* Watchdog with CLR \ truction w instruction 0H*	Timer NDT1, clea	ars the WI	 DT. PDF a lear instru	nd TO are
CLR WDT2 Description Operation	0* Preclear V Together of this ins plies this WDT ← 0	0* Watchdog with CLR \ truction w instruction 0H*	Timer NDT1, clea	ars the WI	 DT. PDF a lear instru	nd TO are
CLR WDT2 Description Operation	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and	0^* Watchdog with CLR V truction w instruction 0H* TO $\leftarrow 0^*$	Timer WDT1, clea ithout the o has been	ars the WI other prec executed	DT. PDF a lear instru and the T	nd TO are ction, set O and PI
CLR WDT2 Description Operation	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO	0^* Watchdog with CLR V truction w instruction 0H* TO $\leftarrow 0^*$ PDF 0*	Timer WDT1, clea ithout the o has been OV	ars the WI other prec executed	DT. PDF a lear instru and the T	nd TO are ction, set O and PI
CLR WDT2 Description Operation Affected flag(s)	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0^* Complem Each bit of	0^* Watchdog with CLR \ truction w instruction 0H* TO ← 0* PDF 0* ent data n of the spece	Timer WDT1, clea ithout the o has been OV	ars the WI other prec executed Z memory i	DT. PDF a lear instru and the T AC s logically	nd TO are ction, set O and PE C C complem
CLR WDT2 Description Operation Affected flag(s)	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0^* Complem Each bit of	0^* Watchdog with CLR \ truction w instruction 0H* TO ← 0* PDF 0* ent data n of the spection of the specti	Timer MDT1, clea ithout the o has been OV OV nemory cified data	ars the WI other prec executed Z memory i	DT. PDF a lear instru and the T AC s logically	nd TO are ction, set O and PE C C complem
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0^* Complem Each bit of which pre	0^* Watchdog with CLR \ truction w instruction 0H* TO ← 0* PDF 0* ent data n of the spection of the specti	Timer MDT1, clea ithout the o has been OV OV nemory cified data	ars the WI other prec executed Z memory i	DT. PDF a lear instru and the T AC s logically	nd TO are ction, set O and PE C C complem
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description Operation	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0^* Complem Each bit of which pre	0^* Watchdog with CLR \ truction w instruction 0H* TO ← 0* PDF 0* ent data n of the spection of the specti	Timer MDT1, clea ithout the o has been OV OV nemory cified data	ars the WI other prec executed Z memory i	DT. PDF a lear instru and the T AC s logically	nd TO are ction, set O and PE C C complem



CPLA [m]	Complem	ent data m	nemory and	d place re	sult in the	accumula
Description	Each bit c which pre	of the spec viously cor	cified data ntained a 1 mulator ar	· memory is are chanç	s logically ged to 0 an	complem d vice-ve
Operation	ACC ← [n	n]				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_		—	\checkmark		
DAA [m]	Decimal-A	Adjust accu	umulator fo	or addition		
Description	lator is div carry (AC justment is carry (AC	vided into t 1) will be d s done by a or C) is set	ue is adjus two nibbles one if the lo adding 6 to t; otherwise and only th	5. Each ni ow nibble o the origin e the origin	bble is adj of the accu nal value if nal value re	usted to t imulator is the origin emains ur
Operation	then [m].3		or AC=1 (ACC.3~A) (ACC.3~A)			
	and If ACC.7~ then [m].7	ACC.4+A0 ~[m].4 ←	C1 >9 or C ACC.7~AC ACC.7~AC	=1 CC.4+6+A		
Affected flag(s)	and If ACC.7~ then [m].7	ACC.4+A0 ~[m].4 ←	C1 >9 or C ACC.7~AC	=1 CC.4+6+A		
Affected flag(s)	and If ACC.7~ then [m].7	ACC.4+A0 ~[m].4 ←	C1 >9 or C ACC.7~AC	=1 CC.4+6+A		С
Affected flag(s)	and If ACC.7~ then [m].7 else [m].7	ACC.4+A0 ′~[m].4 ← /~[m].4 ← /	C1 >9 or C ACC.7~AC ACC.7~AC	=1 CC.4+6+A CC.4+AC1	,C=C	C √
Affected flag(s)	and If ACC.7~ then [m].7 else [m].7	ACC.4+A0 ′~[m].4 ← /~[m].4 ← /	C1 >9 or C ACC.7~AC ACC.7~AC OV	=1 CC.4+6+A CC.4+AC1	,C=C	
	and If ACC.7~ then [m].7 else [m].7 TO Decremen	ACC.4+AC '~[m].4 ← /~[m].4 ← / PDF	C1 >9 or C ACC.7~AC ACC.7~AC OV	=1 CC.4+6+A CC.4+AC1 Z 	,C=C AC	V
DEC [m]	and If ACC.7~ then [m].7 else [m].7 TO Decremen	ACC.4+AC ~[m].4 ← ~[m].4 ← PDF nt data me e specified	C1 >9 or C ACC.7~AC ACC.7~AC OV	=1 CC.4+6+A CC.4+AC1 Z 	,C=C AC	V
DEC [m] Description	and If ACC.7~ then [m].7 else [m].7 TO Decremen Data in th	ACC.4+AC ~[m].4 ← ~[m].4 ← PDF nt data me e specified	C1 >9 or C ACC.7~AC ACC.7~AC OV	=1 CC.4+6+A CC.4+AC1 Z 	,C=C AC	V
DEC [m] Description Operation	and If ACC.7~ then [m].7 else [m].7 TO Decremen Data in th	ACC.4+AC ~[m].4 ← ~[m].4 ← PDF nt data me e specified	C1 >9 or C ACC.7~AC ACC.7~AC OV	=1 CC.4+6+A CC.4+AC1 Z 	,C=C AC	V
DEC [m] Description Operation	and If ACC.7~ then [m].7 else [m].7 TO Decremen Data in th [m] \leftarrow [m]	ACC.4+AC ~[m].4 ← / ~[m].4 ← / PDF nt data me e specified _1	C1 >9 or C ACC.7~AC ACC.7~AC OV 	=1 CC.4+6+A CC.4+AC1 Z 	,C=C AC — cremented	√ 1 by 1.
DEC [m] Description Operation	and If ACC.7~ then [m].7 else [m].7 TO Decremen Data in th [m] \leftarrow [m] TO 	ACC.4+AC ~[m].4 ← / ~[m].4 ← / PDF nt data me e specified _1 PDF 	C1 >9 or C ACC.7~AC ACC.7~AC OV 	=1 CC.4+6+A CC.4+AC1 $=$ The provided matrix of the provided matr	,C=C AC — cremented AC —	√ 1 by 1. C
DEC [m] Description Operation Affected flag(s)	and If ACC.7~ then [m].7 else [m].7 TO — Decrement Data in the TO — Decrement Decrement Data in the	ACC.4+AC $'\sim$ [m].4 \leftarrow i' PDF nt data me e specified PDF -1 nt data me e specified	C1 >9 or C ACC.7~AC ACC.7~AC OV d data men OV 	=1 C.4+6+A C.4+AC1 Z hory is de Z blace results ory is dec	,C=C AC — Cremented AC It in the advice the second	√ d by 1. C
DEC [m] Description Operation Affected flag(s) DECA [m]	and If ACC.7~ then [m].7 else [m].7 TO — Decrement Data in the TO — Decrement Decrement Data in the	ACC.4+AC \sim [m].4 \leftarrow \sim PDF nt data me e specified -1 PDF nt data me e specified ontents of	C1 >9 or C ACC.7~AC ACC.7~AC OV data men OV data mem	=1 C.4+6+A C.4+AC1 Z hory is de Z blace results ory is dec	,C=C AC — Cremented AC It in the advice the second	√ d by 1. C
DEC [m] Description Operation Affected flag(s) DECA [m] Description	and If ACC.7~ then [m].7 else [m].7 TO Decremen Data in the [m] \leftarrow [m] Decremen Data in the tor. The co	ACC.4+AC \sim [m].4 \leftarrow \sim PDF nt data me e specified -1 PDF nt data me e specified ontents of	C1 >9 or C ACC.7~AC ACC.7~AC OV data men OV data mem	=1 C.4+6+A C.4+AC1 Z hory is de Z blace results ory is dec	,C=C AC — Cremented AC It in the advice the second	√ d by 1. C
DEC [m] Description Operation Affected flag(s) DECA [m] Description Operation	and If ACC.7~ then [m].7 else [m].7 TO Decremen Data in the [m] \leftarrow [m] Decremen Data in the tor. The co	ACC.4+AC \sim [m].4 \leftarrow \sim PDF nt data me e specified -1 PDF nt data me e specified ontents of	C1 >9 or C ACC.7~AC ACC.7~AC OV data men OV data mem	=1 C.4+6+A C.4+AC1 Z hory is de Z blace results ory is dec	,C=C AC — Cremented AC It in the advice the second	√ d by 1. C



HALT	Enter po	wer down r	node			
Description	This instr the RAM	uction stop and register is set and	os program ers are reta	ined. The	WDT and	prescaler
Operation	PC ← PC PDF ← 1 TO ← 0					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0	1	_			
INC [m]	Incremer	nt data mer	nory			
Description	Data in tl	ne specifie	d data mer	nory is inc	remented	by 1
Operation	[m] ← [m]+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	—	\checkmark	—	—
Operation Affected flag(s)	ACC ← [TO	contents of m]+1 PDF	OV	Z	AC	C
	_	_	_		_	_
JMP addr	Directly j	ump				
Description		ram counte passed to			ne directly	-specified
Operation	PC ←ade	dr				
Affected flag(s)						
	то	PDF	OV	-		0
				Z	AC	С
		_			AC	
MOV A,[m]	 Move da	ta memory	to the acc		AC	
MOV A,[m] Description		ta memory ents of the		 umulator		_
		ents of the		 umulator		_
Description	The cont	ents of the		 umulator		_
Description Operation	The cont	ents of the		 umulator		_



MOV A,x	Move imr	nediate da	ita to the a	ccumulate)r					
Description					oaded into	the accu				
Operation	$ACC \leftarrow x$, , , , , , , , , , , , , , , , , , ,							
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
	_	_		_						
			1		1					
MOV [m],A			tor to data	-						
Description	The contents of the accumulator are copied to the specified data memory (one of the memories).									
Operation	[m] ←AC	С								
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
		_	_		_					
NOP	No opera	tion								
Description	No opera	tion is per	formed. Ex	ecution co	ontinues w	ith the ne				
Operation	$PC \leftarrow PC$	+1								
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
OR A,[m]	Logical O	R accumu	lator with o	data mem	ory					
Description	Data in th	e accumu	lator and t	he specifi	ed data me	emory (or				
	form a bit	wise logic	al_OR ope	ration. Th	e result is	stored in				
Operation	$ACC \leftarrow A$	CC "OR"	[m]							
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
		_								
OR A,x	Logical O	R immedia	ate data to	the accur	nulator					
Description	Data in th	ne accumu	lator and t	the specifi	ied data pe	erform a l				
	The resul	t is stored	in the accu	umulator.						
Operation	$ACC \leftarrow A$	CC "OR"	х							
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
				\checkmark						
ORM A,[m]	Logical O	R data me	emory with	the accur	nulator					
Description					data memo					
Operation				THE TESU	t is stored i	ni ule uat				
	[m] ←AC	C "OR" [m	IJ							
Affected flag(s)	то		OV	7	A.C.	<u> </u>				
	ТО	PDF	00	Z	AC	С				
				\checkmark						



	Return fro	m subrou	tine							
Description	The progr	am count	er is restor	ed from th	e stack. T	his is a 2				
Operation	$PC \leftarrow Sta$	ck								
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
RET A,x	Return an	d place in	nmediate d	ata in the	accumula	tor				
Description	The program counter is restored from the stack and the accumulator loaded with the spectrum fied 8-bit immediate data.									
Operation	$PC \leftarrow Sta$ $ACC \leftarrow x$									
Affected flag(s)										
	ТО	PDF	OV	Z	AC	С				
RETI	Return fro	m interru	ot							
Description			er is restore enable mas							
Operation	PC ← Sta	ck								
	EMI ← 1									
Affected flag(s)	то		01/	7	10					
Affected flag(s)	ТО	PDF	OV	Z	AC	С				
Affected hag(s)	то —	PDF	OV	Z	AC	C				
RL [m]	TO — Rotate da			Z 	AC	C				
	Rotate da	ta memor								
RL [m]	Rotate da The conte [m].(i+1) ∢	ta memor nts of the – [m].i; [m	y left	ata memo		ted 1 bit le				
RL [m] Description Operation	Rotate da	ta memor nts of the – [m].i; [m	y left	ata memo		ted 1 bit le				
RL [m] Description	Rotate da The conte [m].(i+1) ∢	ta memor nts of the – [m].i; [m	y left	ata memo		ted 1 bit le				
RL [m] Description Operation	Rotate da The conte [m].(i+1) ∢ [m].0 ← [r	ta memor nts of the – [m].i; [m n].7	y left specified d	 ata memo ne data m	ry are rota emory (i=0					
RL [m] Description Operation	Rotate da The conte [m].(i+1) ∢ [m].0 ← [r	ta memor nts of the – [m].i; [m n].7	y left specified d	 ata memo ne data m	ry are rota emory (i=0					
RL [m] Description Operation		ta memor nts of the – [m].i; [m n].7 PDF	y left specified d	 ne data m Z 	ry are rota emory (i=0 AC					
RL [m] Description Operation Affected flag(s)	 Rotate da The conte [m].(i+1) ∢ [m].0 ← [r TO Rotate da Data in the	ta memor nts of the – [m].i; [m n].7 PDF – ta memor e specifieo	y left specified d n].i:bit i of th OV	ata memo ne data m Z 	ry are rota emory (i=0 AC 	ted 1 bit le 0~6) C 				
RL [m] Description Operation Affected flag(s) RLA [m] Description Operation	Rotate da The conte [m].(i+1) \leftarrow [m].0 \leftarrow [r TO 	ta memor nts of the – [m].i; [m n].7 PDF – ta memor e specified sult in the o ← [m].i;]	y left specified d a].i:bit i of th OV y left and p d data mem	ata memo ne data m Z lace resul ory is rota or. The co	ry are rota emory (i=0 AC 	ted 1 bit le 0~6) C cumulato ft with bit the data i				
RL [m] Description Operation Affected flag(s) RLA [m] Description	Rotate da The conte $[m].(i+1) \leftarrow$ $[m].0 \leftarrow [r]$ TO TO Rotate da Data in the rotated re ACC.(i+1)	ta memor nts of the – [m].i; [m n].7 PDF – ta memor e specified sult in the \leftarrow [m].i; [m].7	y left specified d n].i:bit i of th OV y left and p d data mem accumulat [m].i:bit i of	ata memo ne data m Z lace resul ory is rota or. The co the data n	ry are rota emory (i=0 AC 	ted 1 bit le 0~6) C cumulato ft with bit the data n =0~6)				
RL [m] Description Operation Affected flag(s) RLA [m] Description Operation	Rotate da The conte $[m].(i+1) \leftarrow$ $[m].0 \leftarrow [r]$ TO TO Rotate da Data in the rotated re ACC.(i+1)	ta memor nts of the – [m].i; [m n].7 PDF – ta memor e specified sult in the o ← [m].i;]	y left specified d n].i:bit i of th OV y left and p d data mem accumulat	ata memo ne data m Z lace resul ory is rota or. The co	ry are rota emory (i=0 AC 	ted 1 bit le 0~6) C cumulato ft with bit the data i				



RLC [m]	Rotate da	ta maman		h carny		
Description		-			ry and the	carry flag
Description			•		g is rotated	
Operation	[m].(i+1) ← [m].0 ← C C ← [m].7].i:bit i of th	e data me	emory (i=0 [,]	~6)
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			_		—	\checkmark
RLCA [m]	Rotate left	through a	arry and p	lace resul	t in the acc	cumulator
Description	carry bit a	nd the orig	inal carry f	lag is rota	e carry flag ted into bit e data mer	0 positio
Operation	ACC.(i+1) ACC.0 ← C ← [m].7	С	m].i:bit i of	the data r	nemory (i=	0~6)
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			—	_	—	\checkmark
RR [m]	Rotate da	ta memory	/ right			
Description	The conte	nts of the s	specified da	ita memoi	ry are rotate	ed 1 bit rig
Operation	[m].i ← [m [m].7 ← [n	, -].i:bit i of th	e data me	emory (i=0 [,]	~6)
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
			—		—	_
RRA [m]	Rotate rig	ht and pla	ce result in	the accu	mulator	
Description	Data in the	: <i>C</i>				
		•		•	ated 1 bit ri contents o	-
Operation	the rotated	l result in t [m].(i+1);	he accumu	lator. The	ated 1 bit ri	f the data
Operation Affected flag(s)	the rotated ACC.(i) ←	l result in t [m].(i+1);	he accumu	lator. The	ated 1 bit ri contents o	f the data
	the rotated ACC.(i) ←	l result in t [m].(i+1);	he accumu	lator. The	ated 1 bit ri contents o	f the data
·	the rotated ACC.(i) ← ACC.7 ←	I result in t [m].(i+1); [m].0	he accumu [m].i:bit i c	lator. The f the data	ated 1 bit ri contents o memory (i	f the data i=0~6)
	the rotated ACC.(i) ← ACC.7 ← TO 	I result in t [m].(i+1); [m].0 PDF	he accumu [m].i:bit i c	lator. The f the data Z	ated 1 bit ri contents o memory (i	f the data i=0~6)
Affected flag(s)	the rotated ACC.(i) ← ACC.7 ← TO Rotate da The conte	I result in t [m].(i+1); [m].0 PDF 	he accumu [m].i:bit i c OV 	Iator. The f the data Z ugh carry data mem	ated 1 bit ri contents o memory (i	f the data i=0~6) C e carry fl
Affected flag(s)	the rotated ACC.(i) ← ACC.7 ← TO Rotate dat The conte right. Bit 0	t result in t [m].(i+1); [m].0 PDF 	he accumu [m].i:bit i c OV 	Iator. The f the data Z ugh carry data mem it; the orig	ated 1 bit ricontents o memory (i AC 	f the data i=0~6) C e carry fl flag is rot
Affected flag(s) RRC [m] Description	the rotated ACC.(i) \leftarrow ACC.7 \leftarrow TO Rotate dat The conteright. Bit 0 [m].i \leftarrow [m] [m].7 \leftarrow C C \leftarrow [m].0	a memory nts of the replaces].(i+1); [m	he accumu [m].i:bit i o OV 	Iator. The f the data Z data mem it; the orig e data me	Ated 1 bit ricontents o memory (i AC —	f the data i=0~6) C e carry fl flag is rot ~6)
Affected flag(s) RRC [m] Description Operation	the rotated ACC.(i) \leftarrow ACC.7 \leftarrow TO Rotate dat The conte right. Bit 0 [m].i \leftarrow [m [m].7 \leftarrow C	t result in t [m].(i+1); [m].0 PDF 	he accumu [m].i:bit i c OV 	Iator. The f the data Z ugh carry data mem it; the orig	Ated 1 bit ricontents o memory (i AC 	f the data i=0~6) C e carry fl flag is rot

HOLTEK	

	Rotate rig	ht through	a carry and	place res	ult in the a	accumulato	or	
Description	the carry	bit and the	original ca	arry flag is	rotated int	o the bit 7	ited 1 bit right. Bi position. The rota remain unchange	ted result
Operation	ACC.7 ←	С	m].i:bit i of	the data r	memory (i	=0~6)		
Affected flag(s)	C ← [m].(J						
, moored mag(o)	то	PDF	OV	Z	AC	С		
		_	_	_		\checkmark		
SBC A,[m]	Subtract	hata memu	bry and ca	rry from th		lator		
Description	The conte	ents of the		data memo	ory and the	e complem	ent of the carry fl ulator.	ag are su
Operation	$ACC \leftarrow A$.CC+[m]+0	2					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_	\checkmark	V	\checkmark	\checkmark		
				_				
SBCM A,[m]	Subtract	data memo	ory and ca	rry from th	e accumu	lator		
Description			•		5	•	ent of the carry fl	ag are su
•			cumulator,	leaving the	e result in	the data h	iemory.	
Operation	$[m] \leftarrow AC$:C+[m]+C						
Affected flog(c)								
Allected llag(s)								
Anecleu hag(s)	ТО	PDF	OV	Z	AC	С		
Anecieu nag(s)	то —	PDF	OV √	Z √	AC √	C √		
Affected flag(s) SDZ [m]			1	\checkmark				
SDZ [m]	Skip if de The conte instruction instruction tion (2 cyc	crement da ents of the s n is skippe n execution cles). Othe	√ ata memor specified d d. If the rea n, is discar erwise proc	√ ry is 0 ata memo sult is 0, th ded and a ceed with t	√ ry are deci e following dummy cy	√ remented l g instructio cle is repla	by 1. If the result is n, fetched during ced to get the pro 1 cycle).	the curre
SDZ [m] Description	Skip if de The conte instruction instruction tion (2 cyc	crement da ents of the s n is skippe n execution cles). Othe	√ ata memor specified d d. If the res n, is discar	√ ry is 0 ata memo sult is 0, th ded and a ceed with t	√ ry are deci e following dummy cy	√ remented l g instructio cle is repla	n, fetched during ced to get the pro	the curre
SDZ [m] Description Operation	Skip if de The conte instruction instruction tion (2 cyc Skip if ([m	crement dates the sents of the sents of the sents of the sention is skippe in execution cles). Other of the sention of the sention of the sentine of the sen	√ ata memor specified d d. If the re- n, is discar- erwise proc n] ← ([m]–	ata memo sult is 0, th ded and a ceed with t	√ ry are decr e following dummy cy the next in	√ remented I g instructio cle is repla struction (n, fetched during ced to get the pro	the curre
SDZ [m] Description Operation	Skip if de The conte instruction instruction tion (2 cyc	crement da ents of the s n is skippe n execution cles). Othe	√ ata memor specified d d. If the rea n, is discar erwise proc	√ ry is 0 ata memo sult is 0, th ded and a ceed with t	√ ry are deci e following dummy cy	√ remented l g instructio cle is repla	n, fetched during ced to get the pro	the curre
SDZ [m] Description Operation	Skip if de The conte instruction instruction tion (2 cyc Skip if ([m	crement dates the sents of the sents of the sents of the sention is skippe in execution cles). Other of the sention of the sention of the sentine of the sen	√ ata memor specified d d. If the re- n, is discar- erwise proc n] ← ([m]–	ata memo sult is 0, th ded and a ceed with t	√ ry are decr e following dummy cy the next in	√ remented I g instructio cle is repla struction (n, fetched during ced to get the pro	the curre
SDZ [m] Description Operation Affected flag(s)	Skip if de The conte instruction instruction tion (2 cyc Skip if ([m TO	crement dates of the sents of the sents of the sent of	√ ata memor specified d d. If the rea n, is discar erwise proo n] ← ([m]– OV	√ y is 0 ata memo sult is 0, th ded and a ceed with t 1) Z 	√ ry are deca e following dummy cy the next in AC	√ remented I g instructio cle is repla struction (C 	n, fetched during ced to get the pro	the curre
SDZ [m] Description Operation Affected flag(s) SDZA [m]	Skip if der The conte instruction instruction tion (2 cyc Skip if ([m TO 	crement da ents of the s n is skippe n execution cles). Othe n]–1)=0, [m PDF	√ ata memori specified d d. If the res n, is discar erwise proc n] ← ([m]– OV 	√ y is 0 ata memo sult is 0, th ded and a ceed with t 1) Z place resu	vy are deci e following dummy cy he next in AC 	√ remented I g instructio cle is repla struction (C 	n, fetched during ced to get the pro 1 cycle).	the curre
SDZ [m] Description Operation Affected flag(s)	Skip if de The conte instruction instruction tion (2 cyd Skip if ([m TO Decremen The conte instruction unchange execution	crement data me ents of the sents of the sents of the secution cles). Other n]-1)=0, [m PDF mt data me ents of the sents of the sents of the sents of the sents of the sent security of the sent security of the security of t	√ ata memor specified d d. If the re- erwise proc n] ← ([m]– OV ermory and specified d d. The resu sult is 0, th	√ y is 0 ata memo sult is 0, th ded and a ceed with t 1) Z place resu ata memo ult is stored e following dummy cy	vy are deci e following dummy cy he next in AC 	√ remented I g instructio cle is repla struction (C C Skip if 0 remented I cumulator I n, fetched aced to ge	n, fetched during ced to get the pro	the curre oper instru s 0, the ne ory remai t instructio
SDZ [m] Description Operation Affected flag(s) SDZA [m]	Skip if de The conte instruction instruction tion (2 cyc Skip if ([m TO 	crement data me ents of the son is skippe in execution cles). Other in a straight of the son is skippe in the son is skippered. If the real, is discard envise processes and the son is skippered. If the real son is sk	√ ata memor specified d d. If the re- erwise proo n] ← ([m]– OV ermory and specified d d. The resu sult is 0, th ded and a	√ ry is 0 ata memo sult is 0, th ded and a ceed with t 1) Z place resu ata memo ult is stored e following dummy cy the next in	vy are deci e following dummy cy he next in AC 	√ remented I g instructio cle is repla struction (C C Skip if 0 remented I cumulator I n, fetched aced to ge	n, fetched during ced to get the pro 1 cycle). by 1. If the result is out the data mem- during the curren	the curre oper instru s 0, the ne ory remai t instructio
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	Skip if de The conte instruction instruction tion (2 cyc Skip if ([m TO 	crement data me ents of the son is skippe in execution cles). Other in a straight of the son is skippe in the son is skippered. If the real, is discard envise processes and the son is skippered. If the real son is sk	√ ata memor specified d d. If the re- rwise proc n] ← ([m]– OV emory and specified d d. The resu sult is 0, th ded and a boceed with	√ ry is 0 ata memo sult is 0, th ded and a ceed with t 1) Z place resu ata memo ult is stored e following dummy cy the next in	vy are deci e following dummy cy he next in AC 	√ remented I g instructio cle is repla struction (C C Skip if 0 remented I cumulator I n, fetched aced to ge	n, fetched during ced to get the pro 1 cycle). by 1. If the result is out the data mem- during the curren	the curre oper instru s 0, the ne ory remain t instructio
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation	Skip if de The conte instruction instruction tion (2 cyc Skip if ([m TO 	crement data me ents of the son is skippe in execution cles). Other in a straight of the son is skippe in the son is skippered. If the real, is discard envise processes and the son is skippered. If the real son is sk	√ ata memor specified d d. If the re- rwise proc n] ← ([m]– OV emory and specified d d. The resu sult is 0, th ded and a boceed with	√ ry is 0 ata memo sult is 0, th ded and a ceed with t 1) Z place resu ata memo ult is stored e following dummy cy the next in	vy are deci e following dummy cy he next in AC 	√ remented I g instructio cle is repla struction (C C Skip if 0 remented I cumulator I n, fetched aced to ge	n, fetched during ced to get the pro 1 cycle). by 1. If the result is out the data mem- during the curren	the curre oper instru s 0, the ne ory remai t instructio
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation	Skip if de The conte instruction instruction tion (2 cyc Skip if ([m TO — Decremen The conte instruction unchange execution cles). Oth Skip if ([m	crement data me ents of the sent skippe n execution cles). Other n]-1)=0, [m PDF nt data me ents of the sent skipped an is skipped and is ski	√ ata memor specified d d. If the rea n, is discar erwise proc n] ← ([m]– OV - emory and specified d d. The resu sult is 0, th ded and a boceed with CC ← ([m]	√ y is 0 ata memo sult is 0, th ded and a ceed with t 1) Z place resu ata memo ult is stored e following dummy cy the next in −1)	vy are deca e following dummy cy the next in AC 	√ remented I g instruction cle is repla struction (C C Skip if 0 remented I cumulator I n, fetched aced to ge (1 cycle).	n, fetched during ced to get the pro 1 cycle). by 1. If the result is out the data mem- during the curren	the curre oper instru s 0, the ne ory remain t instructio



SET [m]	Set data memory
Description	Each bit of the specified data memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	
	TO PDF OV Z AC C
SET [m]. i	Set bit of data memory
Description	Bit i of the specified data memory is set to 1.
Operation	[m].i ← 1
Affected flag(s)	
	TO PDF OV Z AC C
SIZ [m]	Skip if increment data memory is 0
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the lowing instruction, fetched during the current instruction execution, is discarded a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed the next instruction (1 cycle).
Operation	Skip if ([m]+1)=0, [m] ← ([m]+1)
Affected flag(s)	
	TO PDF OV Z AC C
SIZA [m]	Increment data memory and place result in ACC, skip if 0
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the
	instruction is skipped and the result is stored in the accumulator. The data memor mains unchanged. If the result is 0, the following instruction, fetched during the curre struction execution, is discarded and a dummy cycle is replaced to get the pr instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
Operation	mains unchanged. If the result is 0, the following instruction, fetched during the curre struction execution, is discarded and a dummy cycle is replaced to get the pr
Operation Affected flag(s)	mains unchanged. If the result is 0, the following instruction, fetched during the curre struction execution, is discarded and a dummy cycle is replaced to get the prinstruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
	mains unchanged. If the result is 0, the following instruction, fetched during the curre struction execution, is discarded and a dummy cycle is replaced to get the prinstruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).
	mains unchanged. If the result is 0, the following instruction, fetched during the curre struction execution, is discarded and a dummy cycle is replaced to get the prinstruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if ([m]+1)=0, ACC \leftarrow ([m]+1)
	mains unchanged. If the result is 0, the following instruction, fetched during the curre struction execution, is discarded and a dummy cycle is replaced to get the prinstruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if ([m]+1)=0, ACC \leftarrow ([m]+1)
Affected flag(s)	mains unchanged. If the result is 0, the following instruction, fetched during the current struction execution, is discarded and a dummy cycle is replaced to get the print instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).Skip if ([m]+1)=0, ACC \leftarrow ([m]+1)TO PDF OV Z AC C————
Affected flag(s) SNZ [m].i	mains unchanged. If the result is 0, the following instruction, fetched during the current struction execution, is discarded and a dummy cycle is replaced to get the pre- instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if ([m]+1)=0, ACC \leftarrow ([m]+1) $\boxed{TO PDF OV Z AC C}{____________________________________$
Affected flag(s) SNZ [m].i Description Operation	mains unchanged. If the result is 0, the following instruction, fetched during the current struction execution, is discarded and a dummy cycle is replaced to get the print instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if ([m]+1)=0, ACC \leftarrow ([m]+1) TO PDF OV Z AC C
Affected flag(s) SNZ [m].i Description	mains unchanged. If the result is 0, the following instruction, fetched during the current struction execution, is discarded and a dummy cycle is replaced to get the print instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Skip if ([m]+1)=0, ACC \leftarrow ([m]+1) TO PDF OV Z AC C



HT95LXXX

		data memo	•					
Description		ified data n he accumι		subtracted	from the c	ontents of	the accumul	ator, le
Operation	$ACC \leftarrow A$	CC+[m]+1						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_	\checkmark	\checkmark	\checkmark	\checkmark		
SUBM A,[m]	Subtract	data memo	ory from th	e accumu	lator			
Description		ified data n he data me		subtracted	from the c	ontents of	the accumul	ator, le
Operation	$[m] \leftarrow AC$	C+[m]+1						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	_	_	\checkmark		\checkmark	\checkmark		
SUB A,x	Subtract i	mmediate	data from	the accur	nulator			
Description						cted from t	ne contents o	of the a
		ig the resu	•	•				
Operation	$ACC \leftarrow A$	CC+x+1						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
					7.0	C		
		_	\checkmark		√	√		
SWAP [m]		bles within		\checkmark		-		
SWAP [m] Description	Swap nib The low-o	order and h	the data r	√ nemory	\checkmark	N	emory (1 of	the da
Description	Swap nib The low-o		the data r	√ nemory	\checkmark	N	emory (1 of	the da
Description	Swap nib The low-o ries) are i	order and h	the data r nigh-order ed.	√ nemory	\checkmark	N	emory (1 of	he da
Description	Swap nib The low-c ries) are i [m].3~[m]	order and h nterchang .0 ↔ [m].7	the data r nigh-order ed. '~[m].4	√ nemory nibbles of	√ the specifi	√ ied data m	emory (1 of	he da
Description	Swap nib The low-o ries) are i	order and h	the data r nigh-order ed.	√ nemory	\checkmark	N	emory (1 of	he da
Description	Swap nib The low-c ries) are i [m].3~[m]	order and h nterchang .0 ↔ [m].7	the data r nigh-order ed. '~[m].4	√ nemory nibbles of	√ the specifi	√ ied data m	emory (1 of	he da
Description	Swap nib The low-c ries) are i [m].3~[m] TO —	order and h nterchang .0 ↔ [m].7 PDF	the data r nigh-order ed. '~[m].4 OV	√ nemory nibbles of Z 	√ the specifi	√ ied data m C —	emory (1 of	he da
Description Operation Affected flag(s)	Swap nib The low-o ries) are i [m].3~[m] TO 	order and h nterchang .0 ↔ [m].7 PDF a memory order and h	the data r nigh-order ed. '~[m].4 OV and place igh-order r	√ nemory nibbles of Z result in t	AC — he accumu	√ ied data m C ulator ed data me	mory are inte	erchar
Description Operation Affected flag(s) SWAPA [m] Description	Swap nib The low-o ries) are i [m].3~[m] TO Swap dat The low-o ing the re	order and h nterchang .0 ↔ [m].7 PDF a memory order and h sult to the	the data r nigh-order ed. '~[m].4 OV and place igh-order r accumulat	√ nemory nibbles of Z result in t	AC — he accumu	√ ied data m C ulator ed data me		erchar
Description Operation Affected flag(s)	Swap nib The low-c ries) are i [m].3~[m] TO 	order and h nterchang $.0 \leftrightarrow [m].7$ PDF a memory order and h sult to the CC.0 \leftarrow [n	the data r nigh-order ed. '~[m].4 OV and place igh-order r accumulat n].7~[m].4	√ nemory nibbles of Z result in t	AC — he accumu	√ ied data m C ulator ed data me	mory are inte	erchar
Description Operation Affected flag(s) SWAPA [m] Description Operation	Swap nib The low-c ries) are i [m].3~[m] TO 	order and h nterchang .0 ↔ [m].7 PDF a memory order and h sult to the	the data r nigh-order ed. '~[m].4 OV and place igh-order r accumulat n].7~[m].4	√ nemory nibbles of Z result in t	AC — he accumu	√ ied data m C ulator ed data me	mory are inte	erchar
Description Operation Affected flag(s) SWAPA [m] Description	Swap nib The low-c ries) are i [m].3~[m] TO Swap dat The low-c ing the re ACC.3~A ACC.7~A	order and h nterchang .0 \leftrightarrow [m].7 PDF a memory order and h sult to the CC.0 \leftarrow [n CC.4 \leftarrow [n	the data r nigh-order ed. '~[m].4 OV and place igh-order r accumulat n].7~[m].4	√ nemory nibbles of Z 	√ the specifi AC — he accumu the specifie ontents of t	√ ied data m Lator ed data me he data m	mory are inte	erchar
Description Operation Affected flag(s) SWAPA [m] Description Operation	Swap nib The low-c ries) are i [m].3~[m] TO 	order and h nterchang $.0 \leftrightarrow [m].7$ PDF a memory order and h sult to the CC.0 \leftarrow [n	the data r nigh-order ed. '~[m].4 OV and place igh-order r accumulat n].7~[m].4	√ nemory nibbles of Z result in t	AC — he accumu	√ ied data m C ulator ed data me	mory are inte	erchar



SZ [m] Skip if data memory is 0
Description If the contents of the specified data memory are 0, the following
the current instruction execution, is discarded and a dummy proper instruction (2 cycles). Otherwise proceed with the ne:
Operation Skip if [m]=0
Affected flag(s)
TO PDF OV Z AC C
SZA [m] Move data memory to ACC, skip if 0
Description The contents of the specified data memory are copied to the a 0, the following instruction, fetched during the current instrumand a dummy cycle is replaced to get the proper instruction (2) with the next instruction (1 cycle).
Operation Skip if [m]=0
Affected flag(s)
TO PDF OV Z AC C
SZ [m].i Skip if bit i of the data memory is 0
Description If bit i of the specified data memory is 0, the following instruction
instruction execution, is discarded and a dummy cycle is repla
tion (2 cycles). Otherwise proceed with the next instruction (
Operation Skip if [m].i=0
Affected flag(s)
TO PDF OV Z AC C
TABRDC [m] Move the ROM code (current page) to TBLH and data memory
Description The low byte of ROM code (current page) addressed by the ta to the specified data memory and the high byte transferred to
Operation [m] ← ROM code (low byte)
$TBLH \leftarrow ROM \text{ code (high byte)}$
Affected flag(s)
TO PDF OV Z AC C
TABRDL [m] Move the ROM code (last page) to TBLH and data memory
Description The low byte of ROM code (last page) addressed by the table
the data memory and the high byte transferred to TBLH dire
Operation $[m] \leftarrow ROM \text{ code (low byte)}$
$TBLH \leftarrow ROM \text{ code (high byte)}$
Affected flag(s)
TO PDF OV Z AC C




HT95LXXX

XOR A,[m]	Logical X	OR accum	ulator with	n data mer	norv			
Description	Data in the accumulator and the indicated data memory perform a bitwise logical sive_OR operation and the result is stored in the accumulator.							
Operation	$ACC \leftarrow A$	CC "XOR	" [m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_	_	\checkmark				
XORM A,[m]	Logical X	OR data n	nemory wit	h the accu	umulator			
Description				•	the accum in the data	•		
Operation	$[m] \leftarrow AC$	C "XOR"	[m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_	_	\checkmark				
XOR A,x	Logical X	OR immed	liate data	to the accu	umulator			
Description				•	d data perf nulator. Th			
Operation	$ACC \leftarrow A$	CC "XOR	″ x					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
		_	_	1	_	_		



Package Information


56-pin SSOP (300mil) Outline Dimensions



Symbol	Dimensions in mil		
	Min.	Nom.	Max.
A	395		420
В	291		299
С	8		12
C'	720		730
D	89		99
E		25	—
F	4		10
G	25		35
Н	4		12
α	0°		8°




64-pin QFP (14×20) Outline Dimensions



Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	18.80		19.20
В	13.90		14.10
С	24.80		25.20
D	19.90		20.10
E	_	1	_
F	_	0.40	_
G	2.50		3.10
Н	_		3.40
1	_	0.10	_
J	1.15		1.45
К	0.10		0.20
α	0°		7°




100-pin QFP (14×20) Outline Dimensions



Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	18.50		19.20
В	13.90		14.10
С	24.50		25.20
D	19.90		20.10
E		0.65	
F	_	0.30	_
G	2.50		3.10
Н	_		3.40
I	_	0.10	
J	1		1.40
К	0.10		0.20
α	0°		7°



128-pin QFP (14×20) Outline Dimensions



Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	17.00		17.50
В	13.90		14.10
С	23.00		23.50
D	19.90		20.10
E		0.50	_
F		0.20	_
G	2.50		3.10
н		_	3.40
I		0.10	_
J	0.65		0.95
К	0.10		0.20
α	0°		7 °



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office)

46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2005 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.