

HT83XXX Q-Voice[™]

Technical Document

- <u>Tools Information</u>
- FAQs
- <u>Application Note</u>

Features

- Operating voltage: 2.4V~5.2V
- Up to 1 μs (0.5 μs) instruction cycle with 4MHz (8MHz) system clock
- System clock: 4MHz~8MHz (2.4V)
- Crystal or RC oscillator for system clock
- 12 I/O pins
- 2K×15 program ROM
- 80×8 RAM

Applications

- Intelligent educational leisure products
- · Alert and warning systems

General Description

The HT83XXX is 8-bit high performance microcontroller with voice synthesizer and tone generator. The HT83XXX is designed for applications on multiple I/Os with sound effects, such as voice and melody. It can provide various sampling rates and beats, tone levels, tempos for speech synthesizer and melody generator.

• Two 8-bit programmable timer counter with 8-stage prescaler and one time base counter

- Watchdog Timer
- 4-level subroutine nesting
- HALT function and wake-up feature reduce power consumption
- PWM circuit direct drive speaker or output by transistor
- 28-pin SOP package
- Sound effect generators


The HT83XXX is excellent for versatile voice and sound effect product applications. The efficient MCU instructions allow users to program the powerful custom applications. The system frequency of HT83XXX can be up to 8MHz under 2.4V and include a HALT function to reduce power consumption.

Selection Table


Body	HT83004	HT83007	HT83010	HT83020	HT83038	HT83050	HT83074
Voice ROM Size	64K-bit	128K-bit	192K-bit	384K-bit	768K-bit	1024K-bit	1536K-bit
Voice Length	3 sec	6 sec	9 sec	18 sec	36 sec	48 sec	72 sec



Block Diagram




Pin Assignment





Pad Assignment


HT83004/HT83007/HT83010



Chip size: 2280×1475 $\left(\mu m\right)^2$

* The IC substrate should be connected to VSS in the PCB layout artwork.






* The IC substrate should be connected to in the PCB layout artwork.



HT83050/HT83074



Chip size: 2180×2075 $(\mu m)^2$

* The IC substrate should be connected to in the PCB layout artwork.

Pad Coordinates

HT83004/HT83007/HT83010

Pad No.	Х	Y	Pad No.	Х	Y
1	-940.400	307.150	12	-654.200	-587.900
2	-940.400	212.150	13	-551.200	-587.900
3	-940.400	109.150	14	940.400	-571.200
4	-940.400	14.150	15	940.400	-476.200
5	-940.400	-88.850	16	940.600	-368.500
6	-940.400	-183.850	17	940.600	-273.000
7	-940.400	-286.850	18	896.250	-165.350
8	-940.400	-381.850	19	904.900	-63.250
9	-947.200	-587.900	20	904.900	56.300
10	-852.200	-587.900	21	904.900	266.800
11	-749.200	-587.900			

HT83020/HT83038

Pad No.	Х	Y	Pad No.	Х	Y
1	-940.400	184.650	12	-654.200	-710.400
2	-940.400	89.650	13	-551.200	-710.400
3	-940.400	-13.350	14	940.400	-693.700
4	-940.400	-108.350	15	940.400	-598.700
5	-940.400	-211.350	16	940.600	-491.000
6	-940.400	-306.350	17	940.600	-395.500
7	-940.400	-409.350	18	896.250	-285.750
8	-940.400	-504.350	19	904.900	-185.750
9	-947.200	-710.400	20	904.900	-66.200
10	-852.200	-710.400	21	904.900	144.300
11	-749.200	-710.400			



HT83050/HT83074

Pad No.	Х	Y	Pad No.	Х	Y
1	-940.400	7.150	12	-654.200	-887.900
2	-940.400	-87.850	13	-551.200	-887.900
3	-940.400	-190.850	14	940.400	-871.200
4	-940.400	-285.850	15	940.400	-776.200
5	-940.400	-388.850	16	940.600	-668.500
6	-940.400	-483.850	17	940.600	-573.000
7	-940.400	-586.850	18	896.250	-463.250
8	-940.400	-681.850	19	904.900	-363.250
9	-947.200	-887.900	20	904.900	-243.700
10	-852.200	-887.900	21	904.900	-33.200
11	-749.200	-887.900			

Pad Description

Pad Name	I/O	Mask Option	Description
PA0~PA7	I/O	Wake-up, Pull-high or None	Bidirectional 8-bit I/O port. Each bit can be configured as a wake-up input by mask option. Software instructions determine the output or Schmitt trig- ger input with or without pull-high resistor (mask option).
PB0~PB3	I/O	Pull-high or None	Bidirectional 4-bit I/O port. Software instructions determine the CMOS output or Schmitt trigger input (pull-high resistor depending on mask option).
	_	—	Negative power supply, ground
	_	_	Positive power supply
			PWM negative power supply, ground
		_	PWM positive power supply, ground
RES	Ι		Schmitt trigger reset input, active low
OSC1, OSC2		RC or Crystal	OSC1 and OSC2 are connected to an RC network or crystal (by mask option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock. The system clock may came form the crystal, the two pins cannot be floating.
PWM1, PWM2	0		PWM output for driving a external transistor or speaker

Absolute Maximum Ratings

Supply VoltageV_SS+2.4V to V_SS+5.5V	Storage Temperature50°C to 125°C
Input VoltageV_SS=0.3V to V_DD+0.3V	Operating Temperature20°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit	
Symbol	Parameter	V_{DD}	Conditions	iviin.	Тур.	wax.	Onit	
V _{DD}	Operating Voltage		f _{SYS} =4MHz/8MHz	2.4		5.2	V	
I	Standby Current (Watabdag Off)	3V	No lood overam LIALT			1	μA	
I _{STB1}	Standby Current (Watchdog Off)	5V	No load, system HALT			2	μA	
	Oten dhu Qumant (Metabolen Qa)	3V				2	μA	
I _{STB2}	Standby Current (Watchdog On)	5V	No load, system HALT			4	μA	
I	Operating Current	3V	No load, f _{SYS} =4MHz			2	mA	
I _{DD}	Operating Current	5V	NO IOAU, ISYS-4IVINZ			5	mA	
		3V	× −0.1×	7		_	mA	
I _{OL1}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	15		_	mA	
		3V	V _{OH} =0.9V _{DD}	-3.5			mA	
I _{OH1}	I/O Port Source Current		VOH-0.9VDD	-8		_	mA	
		3V	× −0.1×	50		_	mA	
I _{OL2}	PWM1/PWM2 Sink Current	5V	V _{OL} =0.1V _{DD}	100		_	mA	
		3V V = 0.0V		-14.5		_	mA	
I _{OH2}	PWM1/PWM2 Source Current	5V	V _{OH} =0.9V _{DD}	-26		_	mA	
V		3V			1	_	V	
V _{IL1}	Input Low Voltage for I/O Ports	5V			2	_	V	
\ <i>\</i>		3V			2	_	V	
V _{IH1}	Input High Voltage for I/O Ports	5V			3.2	_	V	
V		3V			1.5	_	V	
V _{IL2}	Reset Low Voltage (RES)	5V			2.5	_	V	
V		3V			2.1	_	V	
V _{IH2}	Reset High Voltage (RES)	5V			3.5	_	V	
£		0.4	R _{TYPICAL} =275kΩ	_	4.0	_	MHz	
f _{SYS}	System Frequency	3V	R _{TYPICAL} =144kΩ	_	8.0	_	MHz	
D	Dull bish Desistants	3V		20	60	100	kΩ	
R _{PH}	Pull-high Resistance	5V		10	30	50	kΩ	




A.C. Characteristics

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit	
Symbol	Falameter	V_{DD}	Conditions		Тур.	Wax.	onnt	
f _{SYS1}	System Clock (RC OSC)	_	2.4V~5.2V	4	_	8	MHz	
f _{SYS2}	System Clock (Crystal OSC)	_	2.4V~5.2V	4	_	8	MHz	
f _{TIMER}	Timer Input Frequency	_	2.4V~5.2V	0	_	8	MHz	
1	Wetch day Or dilleter Deded	3V		50	100	200	μs	
t _{WDTOSC} Watchdog Oscillator Period		5V		37	74	148	μs	
t	Watchdog Time-out Period		Without WDT proceeder	12	23	46	ms	
t _{WDT1}	(WDT OSC)	5V	Without WDT prescaler	8	17	33	ms	
t _{WDT2}	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler	_	1024		t _{sys}	
t _{RES}	External Reset Low Pulse Width	_		1	_	_	μs	
t _{SST}	System Start-up Timer Period	_	Power-up or Wake-up from HALT	_	1024	_	t _{SYS}	
t _{INT}	Interrupt Pulse Width			1	_	_	μs	
t _{DRT}	Data ROM Access Timer	_	_	5	_	_	ms	
t _{DRR}	Data ROM enable Read		Read after data ROM enable	30	_	—	ms	


Characteristics Curves


R vs. F Characteristics Curve





V vs. F Characteristics Curve







Functional Description

Execution Flow

The system clock for the HT83XXX is derived from either a crystal or RC oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute within one cycle. If an instruction changes the Program Counter, two cycles are required to complete the instruction.

Program Counter - PC

The 11-bit program counter (PC) controls the sequence in which the instructions stored in program ROM are executed.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

The lower byte of the program counter (PCL) is a read/write register (06H). Moving data into the PCL performs a short jump. The destination must be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Mode		Program Counter									
Mode	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0
Time Base Overflow	0	0	0	0	0	0	0	0	1	0	0
Timer Counter 0 Overflow	0	0	0	0	0	0	0	1	0	0	0
Timer Counter 1 Overflow	0	0	0	0	0	0	0	1	1	0	0
Skip					Progra	am Cou	nter+2				
Loading PCL	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Execution Flow

Program Counter

Note: *10~*0: Program counter bits #10~#0: Instruction code bits S10~S0: Stack register bits @7~@0: PCL bits



Program Memory – ROM

The program memory stores the program instructions that are to be executed. It also includes data, table and interrupt entries, addressed by the program counter along with the table pointer. The program memory size for HT83XXX is 2048×15 bits. Certain locations in the program memory are reserved for special usage:

• Location 000H

This area is reserved for program initialization. The program always begins execution at location 000H each time the system is reset.

• Location 004H


This area is reserved for the time base interrupt service program. If the ETBI (intc.1) is activated, and the interrupt is enabled and the stack is not full, the program will jump to location 004H and begins execution.

Location 008H

This area is reserved for the 8-bit Timer Counter 0 interrupt service program. If a timer interrupt results from a Timer Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program will jump to location 008H and begins execution.

Location 00CH

This area is reserved for the 8-bit Timer Counter 1 interrupt service program. If a timer interrupt results from a Timer Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program will jump to location 00CH and begins execution.



Program Memory

Table Location

Any location in the ROM space can be used as look up tables. The instructions "TABRDC [m]" (used for any bank) and "TABRDL [m]" (only used for last page of program ROM) transfer the contents of the lower-order byte to the specified data memory [m], and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined. The higher-order bytes of the table word are transferred to the TBLH. The table higher-order byte register (TBLH) is read only.

The table pointer (TBLP) is a read/write register, which indicates the table location.

Stack Register - Stack

The stack register is a special part of the memory used to save the contents of the Program Counter. This stack is organized into four levels. It is neither part of the data nor part of the program space, and cannot be read or written to. Its activated level is indexed by a stack pointer (SP) and cannot be read or written to. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack.

The program counter is restored to its previous value from the stack at the end of subroutine or interrupt routine, which is signaled by return instruction (RET or RETI). After a chip resets, SP will point to the top of the stack.

The interrupt request flag will be recorded but the acknowledgment will be inhibited when the stack is full and a non-masked interrupt takes place. After the stack pointer is decremented (by RET or RETI), the interrupt request will be serviced. This feature prevents stack overflow and allows programmers to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry is lost.

@7~@0: Write @7~@0 to TBLP pointer register

Instruction					Tab	ole Locat	ion				
Instruction	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *10~*0: Current program ROM table

P10~P8: Bits of current program counter



Data Memory - RAM

The data memory is designed with 80×8 bits. The data memory is further divided into two functional groups, namely, special function registers (00H~2AH) and general purpose user data memory (30H~7FH). Although most of them can be read or be written to, some are read only.

The general purpose data memory, addressed from 30H~7FH, is used for data and control information under instruction commands.

The areas in the RAM can directly handle the arithmetic, logic, increment, decrement and rotate operations. Except some dedicated bits, each bit in the RAM can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through the Memory Pointer register 0 (MP0:01H).

Indirect Addressing Register

Location 00H is indirect addressing registers that are not physically implemented. Any read/write operation of [00H] accesses the RAM pointed to by MP0 (01H) respectively. Reading location 00H indirectly returns the result 00H. While, writing it indirectly leads to no operation.

Accumulator – ACC (05H)

The accumulator (ACC) is related to the ALU operations. It is also mapped to location 05H of the RAM and is capable of operating with immediate data. The data movement between two data memory locations must pass through the ACC.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ etc)

Status Register – STATUS (0AH)

This 8-bit STATUS register (0AH) consists of a zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except the TO and PDF flags, bits in the status register can be altered by instructions similar to other registers. Data written into the status register does not alter the TO or PDF flags. Operations related to the status register, however, may yield different results from those intended. The TO and PDF flags can only be changed by a Watchdog Timer overflow, chip power-up, or clearing the Watchdog Timer and executing the "HALT" instruction. The Z, OV, AC, and C flags reflect the status of the latest operations. On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

		N
00H	IAR0	
01H	MP0	
02H		
03H		
04H		
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	WDTS	
0AH	STATUS	
0BH	INTC	
0CH		
0DH	TMR0	
0EH	TMR0C	
0FH		
10H	TMR1	
11H	TMR1C	
12H	PA	
13H	PAC	
14H	PB	
15H	PBC	
16H		
17H		
18H	LATCH0H	Special Purpose
19H	LATCHOM	Data Memory
1AH	LATCHOL	
1BH	EATOHOL	
1CH		
1DH		
1EH		
1FH		
20H		
21H		
22H		
23H		
24H		
25H		
26H	PWMCR	
27H		
28H	PWML	
29H	PWMH	
2911 2AH	Volume Control Register (VOL)	
2AH 2BH	LATCHD	
201		
		<u> </u>
; 2FH		: Unused,
30H		read as "0"
	General Purpose Data Memory	
7FH	, · · ····,	
/FH		l

RAM Mapping



Address	RAM Mapping	Read/Write	Description
00H	IAR0	R/W	Indirect Addressing Register 0
01H	MP0	R/W	Memory Pointer 0
05H	ACC	R/W	Accumulator
06H	PCL	R/W	Program counter lower-order byte address
07H	TBLP	R/W	Table pointer lower-order byte register
08H	TBLH	R	Table higher-order byte content register
09H	WDTS	R/W	Watchdog Timer option setting register
0AH	STATUS	R/W	Status register
0BH	INTC	R/W	Interrupt control register 0
0DH	TMR0	R/W	Timer Counter 0 register
0EH	TMR0C	R/W	Timer Counter 0 control register
10H	TMR1	R/W	Timer Counter 1 register
11H	TMR1C	R/W	Timer Counter 1 control register
12H	PA	R/W	Port A I/O data register
13H	PAC	R/W	Port A I/O control register
14H	РВ	R/W	Port B I/O data register
15H	PBC	R/W	Port B I/O control register
18H	LATCH0H	R/W	Voice ROM address latch 0 [A17, A16]
19H	LATCH0M	R/W	Voice ROM address latch 0 [A15~A8]
1AH	LATCH0L	R/W	Voice ROM address latch 0 [A7~A0]
26H	PWMCR	R/W	PWM control register
27H	PWML	R/W, higher-nibble available only	PWM output data P3~P0 to PWML7~PWML4
28H	PWMH	R/W	PWM output data P11~P4 to PWMH7~PWMH0
29H	VOL	R/W, higher-nibble available only	Volume control register and volume controlled by VOL8~VOL4
2AH	LATCHD	R	Voice ROM data register
2BH~2FH	Unused		
30H~7FH	User data RAM	R/W	User data RAM

Note: R: Read only

W: Write only

R/W: Read/Write

Interrupts

The HT83XXX provides two 8-bit programmable timer interrupts, and a time base interrupt. The Interrupt Control registers (INTC:0BH) contain the interrupt control bits to set to enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval but only the interrupt request flag is recorded. If a certain interrupt needs servicing within the service routine, the EMI bit and the corresponding INTC bit may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full.

As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack and then branching to subroutines at the specified location(s) in the program memory. Only the program counter is pushed onto the stack. The programmer must save the contents of the register or status register (STATUS) in advance if they are altered by an interrupt service program which corrupts the desired control sequence.



Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6~7		Unused bit, read as "0"

Status (0AH) Register

The Internal Timer Counter 0 Interrupt is initialized by setting the Timer Counter 0 interrupt request flag (T0F:bit 5 of INTC), caused by a Timer Counter 0 overflow. When the interrupt is enabled, and the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

The Internal Timer Counter 1 Interrupt is initialized by setting the Timer Counter 1 interrupt request flag (T1F:bit 6 of INTC), caused by a Timer Counter 1 overflow. When the interrupt is enabled, and the stack is not full and the T1F bit is set, a subroutine call to location 0CH will occur. The related interrupt request flag (T1F) will be reset and the EMI bit cleared to disable further interrupts.

Time Base Interrupt is triggered by set INTC.1 (ETBI) which sets the related interrupt request flag (TBF:bit 4 of INTC). When the interrupt is enabled, and the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (TBF) and EMI bits will be cleared to disable other interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgment are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to "1" (of course, if the stack is not full). To return from the interrupt subroutine, the "RET" or "RETI" instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests, the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

The Timer Counter 0/1 interrupt request flag (T0F/T1F) which enables Timer Counter 0/1 control bit (ET0I/ ET1I),

the time base interrupt request flag (TBF) which enables time base control bit (ETBI) from the interrupt control register (INTC:0BH) EMI, ETBI, ET0I, ET1I are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt begin serviced. Once the interrupt request flags (T0F, T1F, TBF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that application programs do not use CALL subroutines within an interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and the interrupt enable is not well controlled, once a CALL subroutine if used in the interrupt subroutine will corrupt the original control sequence.

Bit No.	Label	Function
0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)
1	ETBI	Controls the time base interrupt (1= enabled; 0= disabled)
2	ET0I	Controls the timer 0 interrupt (1= enabled; 0= disabled)
3	ET1I	Controls the timer 1 interrupt (1= enabled; 0= disabled)
4	TBF	Time base interrupt request flag (1= active; 0= inactive)
5	T0F	Timer 0 request flag (1= active; 0= inactive)
6	T1F	Timer 1 request flag (1= active; 0= inactive)
7		Unused bit, read as "0"

INTC (0BH) Register




Interrupt Source	Priority	Vector	
Time Base Interrupt	1	04H	
Timer Counter 0 Overflow	2	08H	
Timer Counter 1 Overflow	3	0CH	

Oscillator Configuration

The HT83XXX provides two oscillator circuits for system clock, i.e., RC oscillator and Crystal oscillator. No matter what type of oscillator. The signal is used for the system clock. The HALT mode stops the system oscillator to conserve power. If the RC oscillator is used, an external resistor between OSC1 and VSS is required, and the range of the resistance should be from $144k\Omega$ to $275k\Omega$. The system clock, divided by 4. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature, and the chip itself due to process variations. It is therefore not suitable for timing sensitive operations where accurate oscillator frequency is desired.

On the other hand, if the crystal oscillator is selected, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. A resonator may be connected between OSC1 and OSC2 to replace the crystal and to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.



Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), decided by mask options. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with period 78μ s normally) is selected, it is first divided by 256 (8-stages) to get the nominal time-out period of approximately 20ms. This time-out period may vary with temperature, VDD and process variations. By invoking the WDT prescaler, longer time-out period can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of WDTS(09H)) can give different time-out period.

If WS2, WS1, WS0 all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.6 seconds.


If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

The WDT overflow under normal operation will initialize a "chip reset" and set the status bit "TO". Whereas in the HALT mode, the overflow will initialize a "warm reset" only the Program Counter and SP are reset to zero. To clear the contents of the WDT (including the WDT prescaler), three methods are adopted; external reset (external reset (a low level to RES), software instructions, or a "HALT" instruction. The software instruction is "CLR WDT" and execution of the "CLR WDT" instruction will clear the WDT.

WS7	WS6	WS5	WS4	WS3	WS2	WS1	WS0	Division Ratio
_					0	0	0	1:1
			_	_	0	0	1	1:2
					0	1	0	1:4
					0	1	1	1:8
					1	0	0	1:16
					1	0	1	1:32
					1	1	0	1:64
					1	1	1	1:128

WDTS (09H) Register





Watchdog Timer

Power Down - HALT

The HALT mode is initialized by a "HALT" instruction and results in the following:

- The system oscillator will be turned off but the WDT oscillator keeps running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recount again.
- All I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". By examining the TO and PDF flags, the reason for the chip reset can be determined. The PDF flag is cleared when the system powers-up or executes the "CLR WDT" instruction, and is set when the "HALT" instruction is executed. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer. The other maintain their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If awakening from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled by the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place.

Once a wake-up event occurs, it takes 1024 system clock period to resume normal operation. In other words, a dummy cycle period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge, the actual interrupt subroutine will be delayed by one more cycle. If the wake-up results in next instruction execution, this will be executed immediately after a dummy period is finished. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.

Reset


There are 3 ways in which a reset can occur:


- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the Program Counter and SP, leaving the other circuits in their original state. Some registers remain unchanged during any other reset conditions. Most registers are reset to their "initial condition" when the reset conditions are met. By examining the PDF flag and TO flag, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions		
0	0	RES reset during power-up		
u	u	RES reset during normal operation		
0	1	RES wake-up HALT		
1	u	WDT time-out during normal operation		
1	1	WDT wake-up HALT		

Note: "u" stands for "unchanged"







The functional unit chip reset status are shown below.

000H

Disable

Clear. After master reset,

Points to the top of the stack

WDT begins counting

Clear

Off

Input mode

Program Counter

Interrupt

Prescaler

Timer Counter


Stack Pointer

Input/Output Ports

WDT

To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses after a system power up or when awakening from a HALT state.

When a system power up occurs, the SST delay is added during the reset period. But when the reset comes from the RES pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.



Reset Configuration


Timer Counter 0/1

The TMR0/TMR1 is internal clock source only, i.e. (TM1, TM0) = (0, 1). There is a 3-bit prescaler (TMRS2, TMRS1, TMRS0) which defines different division ratio of TMR0/TMR1's clock source.

Bit No.	Label	Function
0~2	TMRS2, TMRS1, TMRS0	Defines the operating clock source (TMRS2, TMRS1, TMRS0) 000: clock source/2 001: clock source/4 010: clock source/8 011: clock source/16 100: clock source/32 101: clock source/64 110: clock source/128 111: clock source/256
3	TE	Defines the TMR0/TMR1 active edge of Timer Counter
4	TON	Enable/disable timer counting (0=disabled; 1=enabled)
5		Unused bit, read as "0"
6 7	TM0, TM1	Defines the operating mode (TM1, TM0)

TMR0C (0EH)/TMR1C (11H) Register

Note: TMR0C/TMR1C bit 3 always write "0" TMR0C/TMR1C bit 5 always write "0" TMR0C/TMR1C bit 6 always write "1" TMR0C/TMR1C bit 7 always write "0"





The TMR0C is the Timer Counter 0 control register, which defines the Timer Counter 0 options. The Timer Counter 1 has the same options as the Timer Counter 0 and is defined by TMR1C.

To enable the counting operation, the Timer ON bit (TON; bit 4 of TMR0C/TMR1C) should be set to "1". The overflow of the timer counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I/ET1I can disable the corresponding interrupt service.

The TMR0/1 is internal clock source only. There is a 3-bit prescaler (TMRS2, TMRS1, TMRS0) which defines different division ratio of TMR0/1's clock source.

Time Base

The time base enables the counting operation by INTC.1 (ETBI) bit. The overflow to interrupt as set INTC.4. The time base is internal clock source only. Time base of 1ms to overflow as system clock is 4MHz. Time base of 0.5ms to overflow as system clock is 8MHz.





Register	Reset (Power-on)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)
MP0	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	นนนน นนนน
ACC	XXXX XXXX	սսսս սսսս	นนนน นนนน	นนนน นนนน	นนนน นนนน
Program Counter	0000H	0000H	0000H	0000H	0000H
	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	uuuu uuuu
TBLH	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	นนนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
TMR0	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx
TMR0C	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx
TMR1	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx
TMR1C	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PB	1111	1111	1111	1111	uuuu
PBC	1111	1111	1111	1111	uuuu
LATCH0H	xx	uu	uu	uu	uu
LATCH0M	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
LATCH0L	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
PWMCR	0 00-0	u uu-u	u uu-u	u uu-u	u uu-u
PWML	xxxx	uuuu	uuuu	uuuu	uuuu
PWMH	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu	นนนน นนนน
VOL	xxxx	uuuu	uuuu	uuuu	uuuu
LATCHD	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน

The registers states are summarized in the following table.

Note: "u" means "unchanged"

"x" means "unknown"

"-" means "undefined"



Input/Output Ports

There are 12 bidirectional input/output lines in the microcontroller, labeled from PA to PB, which are mapped to the data memory of [12H], [14H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]" (m=12H, 14H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.


For output function, CMOS is the only configuration.

These control registers are mapped to locations 13Hm 15H.

After a chip reset, these input/output lines remain at high levels or floating state (dependent on pull-high options). Each bit of these input/output latches can be set or cleared by "SET[m].i" and "CLR [m].i" (m=12H, 14H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The wake-up capability of port A is determined by mask option. There is a pull-high option available for all I/O lines. Once the pull-high option is selected, all I/O lines have pull-high resistors. Otherwise, the pull-high resistors are absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.





Pulse Width Modulation Output - PWML/PWMH (27H/28H)

The HT83XXX provide one 12-bit PWM interface for driving an external 8Ω speaker. The programmer must write the voice data to register PWML/PWMH (27H/28H)

Pulse Width Modulation Control Register - PWMCR (26H)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 (R/W)	Bit 2 (R/W)	Bit 1	Bit 0 (R/W)
MSB_SIGN				Single_PWM	VROMC	_	PWMC

PWMC: Start bit of PWM output

• PWM start counter: 0 to 1

• PWM stop counter: 1 to 0

After waiting one cycle end , stop the PWM counter and keep in low signal

VROMC: Enable voice ROM power circuit (1=enable; 0=disable)

Single_PWM: Driving PWM signal by PWM1 output. (1=PWM1 output; 0=PWM1/PWM2 output)

The HT83XXX provide an 12-bit (bit 7 is a sign bit, if Single_PWM = 0) PWM interface. The PWM provides two pad outputs: PWM1, PWM2 which can directly drive a piezo or an 8Ω speaker without adding any external element (green mode), or using only port PWM1 (Set Single_PWM = 1) to drive piezo or an 8Ω speaker with external element.

When Setting Single_PWM= 1, choose voice data7~ data1 as the output data (no sign bit on it).

If the sign bit is 0, then the signal is output to PWM1and the PWM2 will get a GND level voltage after setting start bit to 1. If the sign bit is 1, then the signal is output to PWM2 and the PWM1 will get a GND level voltage after setting start bit to 1.

PWM output Initial low level , and stop in low level

If PWMC from low to high then start PWM output latch new data , if no update then keep the old value.


If PWMC from high to low, in duty end, stop PWM output and stop the counter.

Voice ROM Data Address Latch Counter

The voice ROM data address latch counter is the handshaking between the microcontroller and voice ROM, where the voice codes are stored. One 8-bit of voice ROM data will be addressed by setting 18-bit address latch counter LATCH0H/LATCH0M/LATCH0L. After the 8-bit voice ROM data is addressed, a few instruction cycles (4 μ s at least) will be generated to latch the voice ROM data, then the microcontroller can read the voice data from LATCHD (2AH).

Example: Read an 8-bit voice ROM data which is located at address 000007H by address latch 0

set	[26H].2	; Enable voice ROM circuit
mov	A, 07H	• ?
mov	LATCH0L, A	; Set LATCH0L to 07H
mov	A, 00H	• ?
mov	LATCH0M, A	; Set LATCH0M to 00H
mov	A, 00H	• ?
mov	LATCH0H, A	; Set LATCH0H to 00H
call	Delay Time	; Delay a short period of time
mov	A, LATCHD	; Get voice data at 000007H



Rev. 1.20




Mask Option

Mask Option	Description
PA Wake-up	Enable or disable PA wake-up function
Watchdog Timer (WDT)	Enable or disable WDT function WDT clock source is from WDTOSC or T1
PA Pull-high	Enable or disable PA pull-high
PB Pull-high	Enable or disable PB pull-high
OSC Option	Crystal or Resistor type


$f_{OSC} - R_{TYPICAL} \text{ Table (V}_{DD}\text{=}3V)$

fosc	R _{TYPICAL}
4MHz±10%	275kΩ
6MHz±10%	188kΩ
8MHz±10%	144kΩ

Application Circuits



Single PWM Mode





Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected					
Arithmetic								
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C					
Logic Operati	on							
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 ⁽¹⁾ 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 1 1	Z Z Z Z Z Z Z Z Z Z Z					
Increment & D								
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array} $	Z Z Z Z					
Rotate								
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array}$	None C C None None C C					
Data Move								
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None					
Bit Operation		(1)						
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None					



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 ${\bf \sqrt{:}}$ Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data	memory a	nd carry to	the accu	mulator				
Description	The conte	The contents of the specified data memory, accumulator and the carry flag are added multaneously, leaving the result in the accumulator.							
Operation	$ACC \leftarrow A$	$ACC \leftarrow ACC+[m]+C$							
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
			\checkmark	\checkmark	\checkmark	\checkmark			
ADCM A,[m]	Add the a	accumulato	or and carr	y to data r	nemory				
Description			specified on specified on specified of the result of the r						
Operation	[m] ← AC	C+[m]+C							
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
		_	\checkmark	\checkmark	\checkmark	\checkmark			
ADD A,[m]	Add data	memory to	o the accur	mulator					
Description		ents of the the accum	specified o	data mem	ory and the	e accur			
Operation	$ACC \leftarrow A$	ACC+[m]							
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
			\checkmark	\checkmark	\checkmark	\checkmark			
ADD A,x	Add imm	ediate data	a to the acc	cumulator					
Description	The conte accumula		accumulat	or and the	specified	data are			
Operation	$ACC \leftarrow A$	ACC+x							
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
			\checkmark	\checkmark	\checkmark	\checkmark			
ADDM A,[m]	Add the a	accumulato	or to the da	ita memor	v				
Description	The conte		specified of		-	e accur			
Operation	[m] ← AC	C+[m]							
	-	-							
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			



AND A,[m]	Logical A	ND accum	ulator with	i data men	nory	
Description			ator and th s stored in		d data men nulator.	nory perfo
Operation	$ACC \leftarrow A$	CC "AND	" [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				\checkmark		
AND A,x	-		liate data t			fa
Description			in the acci	•	ed data per	torm a bi
Operation	$ACC \leftarrow A$	CC "AND	″ x			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				\checkmark		
		1	1		11	
ANDM A,[m]	0		nemory wit			
Description		•	l data merr s stored in	•	ie accumul nemory.	ator perfo
Operation	$[m] \leftarrow AC$	C "AND"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				\checkmark	—	
CALL addr	Subroutir	e call				
Description			onditionally	v calls a s	ubroutine	located a
Decemption	program	counter inc	rements of	nce to obta	ain the add	ess of the
			The indica at this add		ess is then	loaded. I
Operation				ress.		
Operation		Program C Counter ←				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
CLR [m]						
	Clear dat	a memory				
Description			specified	data mem	ory are clea	ared to 0
Description Operation		ents of the	specified	data mem	ory are clea	ared to 0
·	The conte	ents of the	specified (data mem	ory are clea	ared to 0
Operation	The conte	ents of the	specified of	data memo	ory are clea	ared to 0



Description The bit i of the specified data memory is cleared to 0. Operation $[m]; i \leftarrow 0$ Affected flag(s) $\boxed{TO PDF OV Z AC C}$ CLR WDT Clear Watchdog Timer Description The WDT is cleared (clears the WDT). The power down bit (PDI cleared. Operation WDT $\leftarrow 00H$ PDF and TO $\leftarrow 0$ Affected flag(s) $\boxed{TO PDF OV Z AC C}$ $0 0 - - - - - - - - $	CLR [m].i	Clear bit o	of data me	mory			
Affected flag(s) \overrightarrow{TO} PDF OV Z AC C \Box \Box \Box \Box \Box \Box \Box Description The WDT is cleared (clears the WDT). The power down bit (PDI) cleared. Operation WDT \leftarrow 00H Operation WDT \leftarrow 00H PDF and TO \leftarrow 0 Affected flag(s) \boxed{TO} PDF OV Z AC C O \Box \Box \Box \Box \Box \Box CLR WDT1 Preclear Watchdog Timer Description Together with CLR WDT2, clears the WDT. PDF and TO are all of this instruction without the other preclear instruction just sets plies this instruction has been executed and the TO and PDF for $OV \leftarrow 00H^*$ PDF and $TO \leftarrow 0^*$ Affected flag(s) \boxed{TO} PDF OV Z AC C O O^* <	Description	The bit i c	of the spec	ified data i	memory is	cleared to	o 0.
TOPDFOVZACCCLR WDTClear Watchdog TimerDescriptionThe WDT is cleared (clears the WDT). The power down bit (PDI cleared.OperationWDT \leftarrow 00HPDF and TO \leftarrow 0Affected flag(s) \overline{TO} PDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are al of this instruction without the other preclear instruction just sets plies this instruction has been executed and the TO and PDF fOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC O^* 0*CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are al of this instruction has been executed and the TO and PDF fOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACCOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC O^* 0*OperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*ACCCOperationTOPDFOVZAC		[m].i ← 0					
Image: Clar WDT Clear Watchdog Timer Description The WDT is cleared (clears the WDT). The power down bit (PD cleared. Operation WDT \leftarrow 00H PDF and TO \leftarrow 0 Affected flag(s) Image: Clar WDT1 Preclear Watchdog Timer Description To PDF OV Z AC CLR WDT1 Preclear Watchdog Timer Description Together with CLR WDT2, clears the WDT. PDF and TO are al of this instruction without the other preclear instruction just sets plies this instruction has been executed and the TO and PDF Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF and TO \leftarrow 0* Affected flag(s) TO PDF and TO \leftarrow 0* Affected flag(s) Together with CLR WDT1, clears the WDT. PDF and TO are al of this instruction without the other preclear instruction, sets to plies this instruction has been executed and the TO and PDF Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* AC Affected flag(s) TO Implies this instruction without the other preclear instruction, sets to plies this instruction has been executed and the TO and PDF Operation	Affected flag(s)						
DescriptionThe WDT is cleared (clears the WDT). The power down bit (PE cleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s)TOPDFOVZACC00CLR WDT1Preclear Watchdog Timer Together with CLR WDT2, clears the WDT. PDF and TO are a of this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC0*0*CLR WDT2Preclear Watchdog Timer PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC0perationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)ToPDFOVZACC0perationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC0perationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC0perationWDT \leftarrow 00H* PDF and TO \leftarrow 0*CCC0*0perationWDT \leftarrow 00H* PDF and TO \leftarrow 0*CACCC0*0perationWDT \leftarrow 0PFOVZACC0*0peration <td></td> <td>10</td> <td>PDF</td> <td>OV</td> <td>Z</td> <td>AC</td> <td>C</td>		10	PDF	OV	Z	AC	C
DescriptionThe WDT is cleared (clears the WDT). The power down bit (PE cleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s)TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are a of this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCCLR WDT2Preclear Watchdog TimerOperationTogether with CLR WDT1, clears the WDT. PDF and TO are a of this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*PDF and TO are a of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO are a of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)Complement data memoryComplement data memoryComplement data memory is logically compleme which previously contained a 1 are changed to 0 and vice-veOperationIm \leftarrow (m)Affected flag(s)TOPDFOVZACCTOPDFOVZACCCCCOperationIm \leftarrow (m)Affected flag							_
cleared.Operation $WDT \leftarrow 00H$ PDF and $TO \leftarrow 0$ Affected flag(s) $TO PDF OV Z AC C \\ \hline 0 0 - - - - - - - - $	CLR WDT	Clear Wa	tchdog Tin	ner			
PDF and TO $\leftarrow 0$ Affected flag(s) $TO PDF OV Z AC C \\ \hline 0 0 $	Description		is cleared	(clears the	e WDT). Th	ne power o	lown bit (P
TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are i of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC0*0*CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are i of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC0*0*CPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically compleme which previously contained a 1 are changed to 0 and vice-verOperation[m] \leftarrow [m]Affected flag(s)	Operation						
00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are a of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCCLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are a of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)CPL [m]Complement data memory BescriptionEach bit of the specified data memory is logically compleme which previously contained a 1 are changed to 0 and vice-vee OperationCm PDFOVZACCOperation[m] \leftarrow [m]Affected flag(s)TOPDFOVZACC	Affected flag(s)						
CLR WDT1 Preclear Watchdog Timer Description Together with CLR WDT2, clears the WDT. PDF and TO are a of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDF Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are a of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDF Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF and TO \leftarrow 0* Affected flag(s) TO CPL [m] Complement data memory Description Each bit of the specified data memory is logically compleme which previously contained a 1 are changed to 0 and vice-ve which previously contained a 1 are changed to 0 and vice-ve of peration Mifected flag(s) TO PDF OV Z AC C Operation [m] \leftarrow [m] Affected flag(s) TO PDF OV Z AC C OPE OV Z AC		то	PDF	OV	Z	AC	С
DescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCO*O*CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCO*O*CPL [m]Complement data memory bescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verice OperationTOPDFOVZACCOperation[m] \leftarrow [m]Affected flag(s)TOPDFOVZACC		0	0				_
DescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCO*O*CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCO*O*CPL [m]Complement data memory bescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verice OperationTOPDFOVZACCOperation[m] \leftarrow [m]Affected flag(s)TOPDFOVZACC		Procloar \	Natabdoa	Timor			
of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperation $WDT \leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDFOVZACC 0^* 0^* $ -$ CLR WDT2Preclear Watchdog TimerPogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACCO'* 0^* $ -$ CPL [m]Complement data memory bescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver which previously contained a 1 are changed to 0 and vice-ver OperationTOPDFOVZACCOperation[m] $\leftarrow [m]$ Affected flag(s)TOPDFOVZACC			-		ars the \//		nd TO are
Affected flag(s) $TO PDF OV Z AC C$ O^* O^* $ -$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) $TO PDF OV Z AC C$ $O^* O^* -$ CPL [m]Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice of the specified flag(s)TOPDF $OV Z AC C$ Operation $[m] \leftarrow [m]$ Affected flag(s) $TO PDF OV Z AC C$	Description	of this inst	truction wit	hout the of	ther precle	arinstruct	ion just se
Affected flag(s) TO PDF OV Z AC C 0^* 0^* - - - - - CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* AC C O	Operation						
TO PDF OV Z AC C 0^* 0^* $ -$ CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDF Operation WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice of the specified flag(s) TO PDF OV Z AC C Operation [m] $\leftarrow [\overline{m}]$ Affected flag(s) TO PDF OV Z AC C		PDF and	*0 → OT				
0^* 0^*	Affected flag(s)						
CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are a of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDF Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) CPL [m] Complement data memory Description Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertices Operation [m] \leftarrow [m] Affected flag(s) TO PDF OV Z AC C		ТО	PDF	OV	Z	AC	С
DescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are a of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC 0^* 0^* $$ $$ $$ $$ CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver Operation[m] \leftarrow [m]Affected flag(s) TO PDFOVZACC		0*	0*			_	_
of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperation $WDT \leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDFOVZACC 0^* 0^* $$ $$ $$ $$ CPL [m] Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vert Operation(m] \leftarrow $\overline{(m)}$ Affected flag(s) TO PDFOVZACC	CLR WDT2	Preclear	Watchdog	Timer			
PDF and $TO \leftarrow 0^*$ Affected flag(s)TOPDFOVZACC 0^* 0^* $ -$ CPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verOperation[m] \leftarrow [m]Affected flag(s)TOPDFOVZACC	Description	of this ins	truction wi	thout the	other prec	lear instru	ction, sets
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Operation						
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Affected flag(s)						
CPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically compleme which previously contained a 1 are changed to 0 and vice-veryOperation $[m] \leftarrow [m]$ Affected flag(s)TOTOPDFOVZACC		ТО	PDF	OV	Z	AC	С
DescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verOperation $[m] \leftarrow [\overline{m}]$ Affected flag(s)TOPDFOVZACC		0*	0*	_	_		
$\begin{array}{c} \text{which previously contained a 1 are changed to 0 and vice-ve} \\ \text{Operation} & [m] \leftarrow [\overline{m}] \\ \text{Affected flag(s)} \\ \hline & \text{TO PDF OV Z AC C} \\ \end{array}$	CPL [m]	Complem	ent data m	nemory			
Affected flag(s)	Description						
TO PDF OV Z AC C	Operation	$[m] \leftarrow [\overline{m}]$					
	Affected flag(s)						
		то	PDF	OV	Z	AC	С
			_	_	\checkmark	_	_



CPLA [m]	Complem	nent data m	emory and	d place res	sult in the	accumulat	tor
Description	which pre	viously cor	ntained a 1	are chang	jed to 0 an	d vice-vers	ented (1's complement). Bits sa. The complemented result mory remain unchanged.
Operation	ACC ← [m]					
Affected flag(s)	[1
	ТО	PDF	OV	Z	AC	С	
		_	—	\checkmark	_	_	
DAA [m]	Decimal-	Adjust accu	umulator fo	or addition			
Description	lator is di carry (AC justment carry (AC	vided into t 1) will be d is done by	two nibbles one if the lo adding 6 to t; otherwise	s. Each nib ow nibble o o the origin e the origin	oble is adj of the accu nal value if nal value re	usted to th umulator is the originatemains une	Decimal) code. The accumu- ne BCD code and an internal greater than 9. The BCD ad- al value is greater than 9 or a changed. The result is stored ted.
Operation	then [m]. else [m]. and If ACC.7- then [m].	-ACC.0 >9 3~[m].0 ← 3~[m].0 ← 0 -ACC.4+A0 7~[m].4 ← 0 7~[m].4 ← 0	(ACC.3~A((ACC.3~A(C1 >9 or C ACC.7~AC	CC.0), AC =1 CC.4+6+A	1=0 C1,C=1		
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
						\checkmark	
DEC [m]	Decreme	nt data me	mory				
Description	Data in th	ne specified	data men	nory is dee	cremented	l by 1.	
Operation	[m] ← [m]–1					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
		_	—				J
DECA [m]	Decreme	nt data me	mory and p	place resu	It in the ad	ccumulato	r
Description		e specified contents of		•		•	ng the result in the accumula-
Operation	$ACC \leftarrow [$	m]–1					
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	
		_	—	\checkmark			



HALT	Enter power down mode			
Description	This instruction stops program exe the RAM and registers are retained bit (PDF) is set and the WDT time	l. The WDT and	prescaler are cleared. The p	
Operation	Program Counter \leftarrow Program Cou PDF \leftarrow 1 TO \leftarrow 0	inter+1		
Affected flag(s)				
	TO PDF OV	Z AC	С	
	0 1			
INC [m]	Increment data memory			
Description	Data in the specified data memory	is incremented	by 1	
Operation	[m] ← [m]+1			
Affected flag(s)				
	TO PDF OV	Z AC	С	
		√		
Description	Data in the specified data memory			accumula
Operation Affected flag(s)	tor. The contents of the data mem ACC \leftarrow [m]+1	ory remain unch	anged.	
Operation	tor. The contents of the data mem	ory remain unch		
Operation	tor. The contents of the data mem ACC \leftarrow [m]+1	ory remain unch	anged.	accumua
Operation	tor. The contents of the data mem ACC \leftarrow [m]+1	ory remain unch	anged.	accumula
Operation Affected flag(s)	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV 	ory remain unch Z AC — with the directly	C	
Operation Affected flag(s) JMP addr	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV — — — — Directly jump The program counter are replaced	ory remain unch Z AC — with the directly	C	
Operation Affected flag(s) JMP addr Description	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV — — — — — — — — — — — — — — — — — — —	ory remain unch Z AC — with the directly	C	
Operation Affected flag(s) JMP addr Description Operation	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV — — — — — — — — — — — — — — — — — — —	ory remain unch Z AC — with the directly	C	
Operation Affected flag(s) JMP addr Description Operation	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV — — — — — — — — — — — — — — — — — — —	ory remain unch Z AC — with the directly n.	C -specified address uncondit	
Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	tor. The contents of the data mem $ACC \leftarrow [m]+1$ $TO PDF OV$ $ Directly jump$ The program counter are replaced control is passed to this destination Program Counter \leftarrow addr $TO PDF OV$ $$	Z AC √ — with the directly n. Z AC — —	C -specified address uncondit	
Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV — — — — — — — — — — — — — — — — — — —	Z AC √ — with the directly n. Z AC	C -specified address uncondit	
Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV — — — — — — — — — — — — — — — — — — —	Z AC √ — with the directly n. Z AC	C -specified address uncondit	
Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description	tor. The contents of the data memory $ACC \leftarrow [m]+1$ TO PDF OV — — — — — — — — — — — — — — — — — — —	Z AC √ — with the directly n. Z AC	C -specified address uncondit	
Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	tor. The contents of the data memory $ACC \leftarrow [m]+1$ TO PDF OV — — — — — — — — — — — — — — — — — — —	Z AC √ — with the directly n. Z AC	C -specified address uncondit	
Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	tor. The contents of the data memory $ACC \leftarrow [m]+1$ TO PDF OV — — — — — — — — — — — — — — — — — — —	Z AC √ — with the directly n. Z AC	C C C C C Died to the accumulator.	



MOV A,x	Move immedia	ite data to the a	ccumulator			
Description	The 8-bit data	specified by the	code is lo	aded into	the accun	nulator.
Operation	$ACC \leftarrow x$					
Affected flag(s)						
	TO P	DF OV	Z	AC	С	
MOV [m],A	Move the accu	imulator to data	memory			
Description				ed to the s	pecified d	lata memory (one of the
	memories).					, (
Operation	[m] ←ACC					
Affected flag(s)						
	TO P	DF OV	Z	AC	С	
			_	—	—	
NOP	No operation					
NOP	No operation	s performed. Ex	ocution co	ntinuco wi	th the new	t instruction
Description					in the nex	
Operation Affected flag(s)	Program Coun	iter ← Program	Counter+1			
Allected liag(s)	ТО Р	DF OV	Z	A.C.]
	TO P	DF OV	2	AC	С	
OR A,[m]	Logical OR ac	cumulator with o	data memo	ory		
Description	Data in the ac	cumulator and t	he specifie	d data me	mory (one	e of the data memories)
	form a bitwise	logical_OR ope	ration. The	e result is s	stored in t	he accumulator.
Operation	$ACC \leftarrow ACC$	'OR" [m]				
Affected flag(s)						1
	TO P	DF OV	Z	AC	С	
			\checkmark	—	_	
OR A,x	Logical OR im	mediate data to	the accum	ulator		
Description	-				erform a b	itwise logical_OR opera
·		tored in the acc				0 _ 1
Operation	$ACC \leftarrow ACC"$	'OR" x				
Affected flag(s)						
	TO P	DF OV	Z	AC	С	
			\checkmark	_	_	
ORM A,[m]	l onical OR da	ta memory with	the accum	ulator		
Description	•				ories) and	the accumulator perfo
_ coorpuor		_OR operation.			,	
Operation	[m] ←ACC ″O	R″ [m]				
Affected flag(s)						
	TO P	DF OV	Z	AC	С	
			\checkmark	_	_	
		<u> </u>				1



RET	Return fror	n subrouti	ne			
Description	The progra	im countei	r is restor	ed from th	e stack. T	his is a 2-o
Operation	Program C	$ounter \leftarrow$	Stack			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	_			
RET A,x	Return and	l place imr	nediate d	lata in the	accumulat	tor
Description	The progra fied 8-bit in			ed from the	stack and	the accun
Operation	Program C ACC \leftarrow x	counter \leftarrow	Stack			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			_			
RETI	Return fror	n interrupt	:			
Description	The progra EMI bit. EN					
Operation	Program C EMI ← 1	ounter ←	Stack			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_				
	Datata dat		loft			
RL [m]	Rotate data			ata mama	n oro rotal	ed 1 bit lot
Description Operation	The conten [m].(i+1) ← [m].0 ← [m	- [m].i; [m]				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	_			
RLA [m]	Rotate data	a memory	left and p	blace resul	t in the ac	cumulator
Description	Data in the rotated res	specified	data men	nory is rota	ted 1 bit le	ft with bit 7
Operation	ACC.(i+1) ACC.0 ← [n].i:bit i of	the data r	memory (i=	=0~6)
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_				



RLC [m]	Rotate da	ta memory	left throu	gh carry			
Description							are rotated 1 bit left. Bit 7 re- bit 0 position.
Operation	[m].(i+1) ↔ [m].0 ← C C ← [m].7].i:bit i of tł	ne data me	emory (i=0	~6)	
Affected flag(s)							7
	ТО	PDF	OV	Z	AC	С	-
		—	_	—	—	\checkmark	
RLCA [m]	Rotate lef	t through c	arry and p	lace resul	t in the ac	cumulator	r
Description	Data in the	e specified	data mem	ory and th	e carry flag	g are rotat	ed 1 bit left. Bit 7 replaces the
		-		-			n. The rotated result is stored nain unchanged.
Operation	· · · ·) ← [m].i; [ı	m].i:bit i of	the data r	memory (i=	=0~6)	
	ACC.0 ← C ← [m].7						
Affected flag(s)	C ← [iii]. <i>i</i>						
	то	PDF	OV	Z	AC	С]
			_	_		√	-
						v	
RR [m]	Rotate da	ta memory	right				
Description	The conte	nts of the s	pecified d	ata memoi	ry are rotat	ed 1 bit rig	ght with bit 0 rotated to bit 7.
Operation	[m].i ← [m	n].(i+1); [m].i:bit i of tł	ne data me	emory (i=0	~6)	
	[m].7 ← [r	m].0					
Affected flag(s)							г
	ТО	PDF	OV	Z	AC	С	-
		—	—	—	—	_	
RRA [m]	Rotate rig	ht and place	ce result ir	n the accu	mulator		
Description	-					ight with b	pit 0 rotated into bit 7, leaving
	the rotate	d result in t	he accumi	ulator. The	contents c	of the data	memory remain unchanged.
Operation		- [m].(i+1);	[m].i:bit i d	of the data	memory (i=0~6)	
	ACC.7 ←	[m].0					
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	-
			—		—	—	
RRC [m]	Rotate da	ta memory	riaht thro	ugh carrv			
Description			-		ory and th	ne carry fl	lag are together rotated 1 bit
	right. Bit () replaces	the carry b	pit; the orig	ginal carry	flag is rot	ated into the bit 7 position.
Operation	[m].i ← [m	n].(i+1); [m].i:bit i of th	ne data me	emory (i=0	~6)	
	$[m].7 \leftarrow C$						
Affected flog(a)	C ← [m].0	J					
Affected flag(s)	то	DDC	01/	7	40	6]
	ТО	PDF	OV	Z	AC	С	-
			_	—	—	V	



RRCA [m]	Rotate rig	ht through	carry and	place res	sult in the a	iccumula			
Description	the carry	bit and the	original ca	rry flag is	the carry fl rotated int of the dat	o the bit 7			
Operation	ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0								
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
			—		_	\checkmark			
SBC A,[m]	Subtract	data memo	ory and car	rry from th	ne accumu	lator			
Description			•		ory and the				
Operation	$ACC \leftarrow A$.CC+[m]+0	2						
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
		_	\checkmark	\checkmark	\checkmark	\checkmark			
SBCM A,[m]	Subtract	data memo	ory and ca	rry from th	ne accumu	lator			
Description	The conte	ents of the	specified of	data mem	ory and the	e comple			
Operation	[m] ← AC			0					
Affected flag(s)									
Affected flag(s)	ТО	PDF	OV	Z	AC	С			
Affected flag(s)	TO	PDF	OV √	Z √	AC √	C √			
Affected flag(s)				\checkmark					
	Skip if de The conte instruction instruction	crement da ents of the s n is skippe n execution	√ ata memor specified d d. If the res n, is discare	√ ry is 0 ata memo sult is 0, th ded and a		√ remented g instruct cle is rep			
SDZ [m]	Skip if de The conte instruction instruction tion (2 cy	crement da ents of the s n is skippe n execution cles). Othe	√ ata memor specified d d. If the res n, is discare	√ ry is 0 ata memo sult is 0, th ded and a ceed with	√ ory are dect ne following dummy cy	√ remented g instruct cle is rep			
SDZ [m] Description	Skip if de The conte instruction instruction tion (2 cy	crement da ents of the s n is skippe n execution cles). Othe	√ ata memor specified d d. If the res n, is discard erwise proc	√ ry is 0 ata memo sult is 0, th ded and a ceed with	√ ory are dect ne following dummy cy	√ remented g instruct cle is rep			
SDZ [m] Description	Skip if de The conte instruction instruction tion (2 cy	crement da ents of the s n is skippe n execution cles). Othe	√ ata memor specified d d. If the res n, is discard erwise proc	√ ry is 0 ata memo sult is 0, th ded and a ceed with	√ ory are dect ne following dummy cy	√ remented g instruct cle is rep			
SDZ [m] Description	Skip if de The conte instruction instruction tion (2 cyc Skip if ([m	crement da ents of the s n is skippe n execution cles). Othe n]–1)=0, [n	√ ata memor specified d d. If the res n, is discard erwise proc n] ← ([m]– ²	√ y is 0 ata memo sult is 0, th ded and a ceed with 1)	√ ory are decr ne following dummy cy the next in	√ g instruct cle is rep struction			
SDZ [m] Description	Skip if de The conte instruction instruction tion (2 cyc Skip if ([m TO	crement dates of the sents of the sents of the sent of the secution cles). Other of the secution of the secuti	√ ata memor specified d d. If the res n, is discare erwise proc n] ← ([m]– ⁻ OV	√ y is 0 ata memo sult is 0, th ded and a ceed with 1) Z	√ ory are decr ne following dummy cy the next in	√ remented g instruct cle is rep struction C			
SDZ [m] Description Operation Affected flag(s)	Skip if de The conte instruction instruction tion (2 cyd Skip if ([m TO Decremen The conte instruction unchange execution	crement da ents of the s n is skippe n execution cles). Other n]-1)=0, [m PDF PDF mt data me ents of the s n is skippe ed. If the re n is discare	√ ata memor specified d d. If the res n, is discard erwise proc $n] \leftarrow ([m] - 1$ OV emory and specified d d. The resu sult is 0, th ded and a	√ y is 0 ata memor sult is 0, th ded and a ceed with 1) Z place resu ata memor ult is store e following dummy cy	√ bry are decident of the following dummy cy the next in AC	veremented g instruct cle is rep struction C C Skip if 0 remented cumulatoo n, fetche aced to g			
SDZ [m] Description Operation Affected flag(s)	Skip if de The conte instruction tion (2 cyc Skip if ([m TO Decrement The conte instruction unchange execution cles). Oth	crement data me ents of the sent sof the sent sof the sent sof the sent sent sent sent sent sent sent sen	√ ata memor specified d d. If the res n, is discard erwise proc $n] \leftarrow ([m] - 1$ OV emory and specified d d. The resu sult is 0, th ded and a	√ y is 0 ata memory sult is 0, the ded and a ceed with 1) Z place result ata memory ata memory ult is store e following dummy cy the next i	√ ory are decine following dummy cy the next in AC AC ult in ACC, ory are decine dim the acc g instructio vcle is replaced.	veremented g instruct cle is rep struction C C Skip if 0 remented cumulatoo n, fetche aced to g			
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	Skip if de The conte instruction tion (2 cyc Skip if ([m TO Decrement The conte instruction unchange execution cles). Oth	crement data me ents of the sent sof the sent sof the sent sof the sent sent sent sent sent sent sent sen	 ata memor specified d d. If the res rwise proc arwise proc rmise proc $rmise procrmise proc rmise procrmise procrmise proc rmise proc rmise procrmise proc rmise proc rmise proc rmise procrmise proc rmise pr$	√ y is 0 ata memory sult is 0, the ded and a ceed with 1) Z place result ata memory ata memory ult is store e following dummy cy the next i	√ ory are decine following dummy cy the next in AC AC ult in ACC, ory are decine dim the acc g instructio vcle is replaced.	veremented g instruct cle is rep struction C C Skip if 0 remented cumulatoo n, fetche aced to g			
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	Skip if de The conte instruction tion (2 cyc Skip if ([m TO Decrement The conte instruction unchange execution cles). Oth	crement data me ents of the sent sof the sent sof the sent sof the sent sent sent sent sent sent sent sen	 ata memor specified d d. If the res rwise proc arwise proc rmise proc $rmise procrmise proc rmise procrmise procrmise proc rmise proc rmise procrmise proc rmise proc rmise proc rmise procrmise proc rmise pr$	√ y is 0 ata memory sult is 0, the ded and a ceed with 1) Z place result ata memory ata memory ult is store e following dummy cy the next i	√ ory are decine following dummy cy the next in AC AC ult in ACC, ory are decine dim the acc g instructio vcle is replaced.	veremented g instruct cle is rep struction C C Skip if 0 remented cumulatoo n, fetche aced to g			



SET [m]	Set data	memory					
Description	Each bit	of the spec	ified data	memory is	set to 1.		
Operation	$[m] \leftarrow FF$	Н					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_				_	
SET [m]. i	Set bit of	data mem	ory				
Description	Bit i of the	e specified	data men	nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	_	_			
SIZ [m]	•		ita memor	•			
Description	lowing in dummy c	struction, 1	fetched du laced to ge	iring the c	urrent ins	truction ex	by 1. If the result is 0, the fol- ecution, is discarded and a les). Otherwise proceed with
Operation			, , n] ← ([m]+	1)			
Affected flag(s)		.] ., ., [- /			
3()	то	PDF	OV	Z	AC	С	
				_			
							1
SIZA [m]	Incremen	t data mer	mory and p	place resul	t in ACC,	skip if 0	
Description	instructio mains un struction	n is skippe changed. I execution	ed and the f the result , is discar	e result is s t is 0, the fo rded and	stored in t ollowing in a dummy	the accuministruction, for the section of the secti	y 1. If the result is 0, the next ulator. The data memory re- fetched during the current in- replaced to get the proper iction (1 cycle).
Operation	Skip if ([n	n]+1)=0, A	CC ← ([m]]+1)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
			_	_		_	
SNZ [m].i	Skip if bit	i of the da	ta memor	y is not 0			
Description	lf bit i of th	ne specifie	d data mer	nory is not	0, the nex	t instructio	n is skipped. If bit i of the data
	is discard	ed and a d	lummy cyc		ced to get	-	current instruction execution, instruction (2 cycles). Other-
Operation	Skip if [m].i≠0					
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	
		_	_	_		_	



SUB A,[m]	Subtract	data mem	ory from th	e accumu	ator	
Description		ified data r he accum	memory is : ulator.	subtracted	from the c	ontents o
Operation	$ACC \leftarrow A$	ACC+[m]+1	1			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			\checkmark	\checkmark		
				1		
SUBM A,[m]			ory from th			
Description		ified data r he data m	memory is s emory.	subtracted	from the c	ontents o
Operation	$[m] \leftarrow AC$	C+[m]+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	—	_	\checkmark	\checkmark	\checkmark	
	<u> </u>					
SUB A,x			data from			
Description			specified l It in the ac			cted from
Operation	$ACC \leftarrow A$	ACC+x+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			\checkmark	\checkmark	\checkmark	\checkmark
SWAP [m]	Swap nib	bles withir	n the data r	memory		
Description	The low-	order and I	high-order	nibbles of	the specifi	ed data r
	ries) are	interchang	ed.			
Operation	[m].3~[m]	.0 ↔ [m].7	7~[m].4			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_			_	_
			1	1		
SWAPA [m]	Swap da	ta memory	and place	result in t	he accumu	ulator
Description			nigh-order i			
Quanting	0		accumulat		ntents of t	he data n
Operation			n].7~[m].4 n].3~[m].0			
Affected flag(s)	AUU.1~P	.∪U.4 ← [l	nj.5°-[mj.0			
Anecieu nay(s)	то	DDE	01/	7	AC	<u> </u>
	ТО	PDF	OV	Z	AC	С
					—	_



SZ [m]	Skip if data memory is 0						
Description	If the contents of the specified data memory are 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).						
Operation	Skip if [m]=0					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	_
			—		_	_	
SZA [m]	Move dat	a memory f	to ACC, sł	kip if 0			
Description	The contents of the specified data memory are copied to the accumulator. If the contents is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).						
Operation	Skip if [m]=0					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
		—	—	—	—	_	
SZ [m].i	Skip if bit	i of the dat	a memory	r is 0			
Description	If bit i of the specified data memory is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).						
Operation	Skip if [m].i=0					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
		—	—	_	—	_	
TABRDC [m]	Move the	ROM code	e (current	page) to T	BLH and c	lata memo	ory
Description		•				•	able pointer (TBLP) is moved o TBLH directly.
Operation	[m] ← ROM code (low byte) TBLH ← ROM code (high byte)						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
			—	—	—	—	
TABRDL [m]	Move the	ROM code	e (last pag	e) to TBLH	l and data	memory	
Description		oyte of ROM				•	e pointer (TBLP) is moved to ctly.
Operation	[m] ← ROM code (low byte) TBLH ← ROM code (high byte)						
Affected flag(s)							7
	то	PDF	OV	Z	AC	С	
]



XOR A,[m]	Logical X	Logical XOR accumulator with data memory				
Description		Data in the accumulator and the indicated data memory perform a bitwise logical Exercise Sive_OR operation and the result is stored in the accumulator.				
Operation	$ACC \leftarrow A$	CC "XOR	" [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				\checkmark		
XORM A,[m]	Logical X	OR data n	nemory wit	h the accu	ımulator	
Description		Data in the indicated data memory and the accumulator perform a bitwise logical Exclusive_OR operation. The result is stored in the data memory. The 0 flag is affected.				
Operation	$[m] \leftarrow AC$	[m] ← ACC "XOR" [m]				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			_	\checkmark		
XOR A,x	Logical X	OR immed	liate data t	o the accu	ımulator	
Description		Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR op- eration. The result is stored in the accumulator. The 0 flag is affected.				
Operation	$ACC \leftarrow A$	$ACC \leftarrow ACC "XOR" x$				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С


 $\sqrt{}$


Rev. 1.20



Package Information

28-pin SOP (300mil) Outline Dimensions








Symbol	Dimensions in mil					
	Min.	Nom.	Max.			
А	394		419			
В	290		300			
С	14	_	20			
C′	697		713			
D	92	_	104			
E		50	_			
F	4		_			
G	32		38			
Н	4	_	12			
α	0°		10°			



Product Tape and Reel Specifications

Reel Dimensions




SOP 28W (300mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13+0.5 _0.2
D	Key Slit Width	2±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2



Carrier Tape Dimensions



SOP 28W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24±0.3
Р	Cavity Pitch	12±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4±0.1
P1	Cavity to Perforation (Length Direction)	2±0.1
A0	Cavity Length	10.85±0.1
В0	Cavity Width	18.34±0.1
К0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 86-21-6485-5560 Fax: 86-21-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752 Fax: 86-10-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 86-28-6653-6590 Fax: 86-28-6653-6591

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2007 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.