

HT86XXX Voice Synthesizer 8-Bit MCU

Technical Document

- <u>Tools Information</u>
- FAQs
- <u>Application Note</u>

Features

- Operating voltage: 2.4V~5.2V
- System clock: 4MHz~8MHz
- Crystal or RC oscillator for system clock
- 23 I/O pins with 4 shared pins included
- 8K×16-bit program ROM
- 208×8-bit RAM
- One external interrupt input
- Three 16-bit programmable timer counter and overflow interrupts
- 12-bit high quality D/A output by transistor or HT82V733
- · Built-in voice ROM in various capacity

- One optional 32768Hz crystal oscillator for RTC time base (8-bit counter with 3-bit prescaler)
- · Watchdog Timer
- 8-level subroutine nesting
- HALT function and wake-up feature reduce power consumption
- Up to 1µs (0.5µs) instruction cycle with 4MHz (8MHz) system clock
- Support 16-bit table read instruction (TBLP, TBHP)
- · 63 powerful and efficient instructions
- HT86072/144/192/384: 28-pin SOP, 100-pin QFP package HT86072/144/192: 44-pin QFP package HT86576/768: 32-pin SOP, 100-pin QFP package

Applications

- Intelligent educational leisure products
- Alert and warning systems

• High end leisure product controllers

· Sound effect generators

General Description

The HT86XXX series are 8-bit high performance microcontroller with voice synthesizer and tone generator. The HT86XXX is designed for applications on multiple I/Os with sound effects, such as voice and melody. It can provide various sampling rates and beats, tone levels, tempos for speech synthesizer and melody generator. It has a single built-in high quality, D/A output. There is an external interrupt which can be triggered with fall-

ing edge pulse or falling/rising edge pulse.

The HT86XXX is excellent for versatile voice and sound effect product applications. The efficient MCU instructions allow users to program the powerful custom applications. The system frequency of HT86XXX can be up to 8MHz under 2.4V and include a HALT function to reduce power consumption.


Selection Table

Body	HT86072	HT86144	HT86192	HT86384	HT86576	HT86768
Voice ROM size	1536K-bit	3072K-bit	4096K-bit	8192K-bit	12288K-bit	16384K-bit
Voice length	72 sec	144 sec	192 sec	384 sec	576 sec	768 sec
Voice ROM address latch	18-bit	19-bit	20-bit	21-bit	21-bit	21-bit

Note: * Voice length is estimated by 21K-bit data rate




Block Diagram






Pin Assignment






Pad Assignment HT86072






HT86144






HT86XXX

HT86192






HT86384






HT86576













Pad Coordinates

HT86072

Pad No.	х	Y	Pad No.	х	Y
1	-942.295	118.250	18	-425.400	-1249.300
2	-942.295	7.650	19	-325.400	-1249.300
3	-942.295	-92.350	20	-214.800	-1249.300
4	-942.295	-202.950	21	-114.800	-1249.300
5	-942.295	-302.950	22	-4.200	-1249.300
6	-942.295	-413.550	23	95.800	-1249.300
7	-942.295	-513.550	24	206.400	-1249.300
8	-942.295	-624.150	25	316.215	-1249.350
9	-942.295	-724.150	26	416.415	-1249.350
10	-942.295	-834.750	27	516.415	-1212.300
11	-942.295	-934.750	28	616.415	-1212.300
12	-942.295	-1045.350	29	721.415	-1212.300
13	-942.295	-1145.350	30	833.215	-1212.300
14	-942.295	-1255.950	31	946.426	-1212.300
15	-746.600	-1249.300	32	940.115	-1007.289
16	-636.000	-1249.300	33	940.065	-891.826
17	-536.000	-1249.300	34	940.065	-213.974

HT86144

Pad No.	Х	Y	Pad No.	х	Y
1	-942.295	-284.211	18	-425.400	-1651.761
2	-942.295	-394.811	19	-325.400	-1651.761
3	-942.295	-494.811	20	-214.800	-1651.761
4	-942.295	-605.411	21	-114.800	-1651.761
5	-942.295	-705.411	22	-4.200	-1651.761
6	-942.295	-816.011	23	95.800	-1651.761
7	-942.295	-916.011	24	206.400	-1651.761
8	-942.295	-1026.611	25	316.215	-1651.811
9	-942.295	-1126.611	26	416.415	-1651.811
10	-942.295	-1237.211	27	516.415	-1614.761
11	-942.295	-1337.211	28	616.415	-1614.761
12	-942.295	-1447.811	29	721.415	-1614.761
13	-942.295	-1547.811	30	833.215	-1614.761
14	-942.295	-1658.411	31	946.426	-1614.761
15	-746.600	-1651.761	32	940.115	-1409.750
16	-636.000	-1651.761	33	940.065	-1294.287
17	-536.000	-1651.761	34	940.065	-616.435



HT86XXX

T86192					
Pad No.	Х	Y	Pad No.	Х	Y
1	-942.295	-553.325	18	-425.400	-1920.875
2	-942.295	-663.925	19	-325.400	-1920.875
3	-942.295	-763.925	20	-214.800	-1920.875
4	-942.295	-874.525	21	-114.800	-1920.875
5	-942.295	-974.525	22	-4.200	-1920.875
6	-942.295	-1085.125	23	95.800	-1920.875
7	-942.295	-1185.125	24	206.400	-1920.875
8	-942.295	-1295.725	25	316.215	-1920.925
9	-942.295	-1395.725	26	416.415	-1920.925
10	-942.295	-1506.325	27	516.415	-1883.875
11	-942.295	-1606.325	28	616.415	-1883.875
12	-942.295	-1716.925	29	721.415	-1883.875
13	-942.295	-1816.925	30	833.215	-1883.875
14	-942.295	-1927.525	31	946.426	-1883.875
15	-746.600	-1920.875	32	940.115	-1678.864
16	-636.000	-1920.875	33	940.065	-1563.401
17	-536.000	-1920.875	34	940.065	-885.549

HT86384

Pad No.	X	Y	Pad No.	X	Y
1	-942.295	-1627.476	18	-425.400	-2995.026
2	-942.295	-1738.076	19	-325.400	-2995.026
3	-942.295	-1838.076	20	-214.800	-2995.026
4	-942.295	-1948.676	21	-114.800	-2995.026
5	-942.295	-2048.676	22	-4.200	-2995.026
6	-942.295	-2159.276	23	95.800	-2995.026
7	-942.295	-2259.276	24	206.400	-2995.026
8	-942.295	-2369.876	25	316.215	-2995.076
9	-942.295	-2469.876	26	416.415	-2995.076
10	-942.295	-2580.476	27	516.415	-2958.026
11	-942.295	-2680.476	28	616.415	-2958.026
12	-942.295	-2791.076	29	721.415	-2958.026
13	-942.295	-2891.076	30	833.215	-2958.026
14	-942.295	-3001.676	31	946.426	-2958.026
15	-746.600	-2995.026	32	940.115	-2753.015
16	-636.000	-2995.026	33	940.065	-2637.552
17	-536.000	-2995.026	34	940.065	-1959.700

HT86576

Pad No.	Х	X Y		Х	Y
1	-1864.850	-1331.600	18	-764.350	-2204.850
2	-1864.850	-1442.200	19	-663.350	-2204.850
3	-1864.850	-1542.200	20	-552.750	-2204.850
4	-1864.850	-1652.800	21	659.200	-2204.850
5	-1864.850	-1752.800	22	769.800	-2204.850
6	-1864.850	-1863.400	23	869.800	-2204.850
7	-1864.850	-1963.400	24	980.400	-2204.850
8	-1864.850	-2074.000	25	1110.300	-2204.900



HT86XXX

Pad No.	Х	Y	Pad No.	Х	Y
9	-1864.850	-2174.000	26	1210.500	-2204.900
10	-1618.550	-2204.850	27	1310.510	-2167.850
11	-1518.550	-2204.850	28	1425.500	-2167.850
12	-1407.950	-2204.850	29	1530.500	-2167.850
13	-1307.950	-2204.850	30	1642.300	-2167.850
14	-1197.350	-2204.850	31	1755.511	-2167.850
15	-1097.350	-2204.850	32	1860.559	-2167.850
16	-986.750	-2204.850	33	1859.150	-1935.526
17	-881.025	-2204.850	34	1859.150	-1257.674

HT86768

Pad No.	х	Y	Pad No.	х	Y
1	-1864.850	-1864.100	18	-764.350	-2737.350
2	-1864.850	-1974.700	19	-663.350	-2737.350
3	-1864.850	-2074.700	20	-552.750	-2737.350
4	-1864.850	-2185.300	21	659.200	-2737.350
5	-1864.850	-2285.300	22	769.800	-2737.350
6	-1864.850	-2395.900	23	869.800	-2737.350
7	-1864.850	-2495.900	24	980.400	-2737.350
8	-1864.850	-2606.500	25	1110.300	-2737.400
9	-1864.850	-2706.500	26	1210.500	-2737.400
10	-1618.550	-2737.350	27	1310.510	-2700.350
11	-1518.550	-2737.350	28	1425.500	-2700.350
12	-1407.950	-2737.350	29	1530.500	-2700.350
13	-1307.950	-2737.350	30	1642.300	-2700.350
14	-1197.350	-2737.350	31	1755.511	-2700.350
15	-1097.350	-2737.350	32	1860.559	-2700.350
16	-986.750	-2737.350	33	1859.150	-2468.026
17	-881.025	-2737.350	34	1859.150	-1790.174

Pad Description

Pad Name	I/O	Mask Option	Description
PA0~PA7	I/O	Wake-up, Pull-high or None	Bidirectional 8-bit I/O port. Each bit can be configured as a wake-up input by mask option. Software instructions determine the CMOS output or Schmitt trigger input with or without pull-high resistor (mask option).
PB0~PB7	I/O	Pull-high or None	Bidirectional 8-bit I/O port. Software instructions determine the CMOS output or Schmitt trigger input (pull-high resistor depending on mask option).
PC0~PC5 PC6/XIN	I/O	Pull-high or None	Bidirectional 7-bit I/O port. Software instructions determine the CMOS output or Schmitt trigger input (pull-high resistor depending on mask option). XIN is pin-shared with PC6
XOUT	—	32kHz RTC	Connected an external 32kHz crystal to XIN and XOUT.
VSS	_	_	Negative power supply, ground
VDD	_	_	Positive power supply
VDDA	_	_	DAC power supply
VSSA	_		DAC negative power supply, ground
RES	Ι		Schmitt trigger reset input, active low



Pad Name	I/O	Mask Option	Description
ĪNT	I	Falling Edge Trigger or Falling/Rising Edge Trigger	External interrupt Schmitt trigger input without pull-high resistor. Choice falling edge trigger or falling/rising edge trigger by mask option. Falling edge triggered active on a high to low transition. Rising edge triggered active on a low to high transition. Input voltage is the same as operating voltage.
OSC1 OSC2		RC or Crystal	OSC1 and OSC2 are connected to an RC network or a crystal (by mask option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock. The system clock may come from the crystal, the two pins cannot be floating.
AUD	0		Audio output for driving a external transistor or for driving HT82V733
NC			No connection
TEST	—		No connection (open)

Absolute Maximum Ratings

Supply Voltage	V _{SS} –0.3V to V _{SS} +5.5V	Storage Temperature	.–50°C to 125°C
Input Voltage	V_{SS} =0.3V to V _{DD} +0.3V	Operating Temperature	–20°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C

Symbol	Symbol Parameter		Test Conditions	Min.	Тур.	Mox	Unit
Symbol			Conditions		Typ.	WIGA.	onn
V _{DD}	Operating Voltage	—	f _{SYS} =4MHz/8MHz	2.4	-	5.2	V
1	Otomothy Comment (Matcheler, Off)	3V		_	_	1	μA
I _{STB1}	Standby Current (Watchdog Off)	5V	No load, system HALT	_	_	2	μA
1		3V		_	_	7	μA
I _{STB2}	STB2 Standby Current (Watchdog On)	5V	No load, system HALT	_	_	10	μA
	D Operating Current (Crystal OSC)	3V		_	—	3	mA
I _{DD}		5V	No load, f _{SYS} =4MHz	_	_	7	mA
		3V	V _{OL} =0.1V _{DD}	_	4	_	mA
I _{OL}	I/O Port Sink Current	5V		_	10	_	mA
		3V	N/ 0.01/	_	-2	_	mA
I _{OH}	I/O Port Source Current	5V	V _{OH} =0.9V _{DD}	_	-5	_	mA
		3V	<u>)/ -0.0)/</u>	_	-3	_	mA
lo	AUD Source Current	5V	V _{OH} =0.9V _{DD}	_	-6	_	mA
		3V		_	1	_	V
V _{IL1}	/IL1 Input Low Voltage for I/O Ports	5V	_		1.8	_	V
N (3V		_	2	_	V
V _{IH1}	Input High Voltage for I/O Ports	5V	·		3	_	V



Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Farameter	V_{DD}	Conditions	IVIIII.	Тур.	Wax.	Unit
No. a	$P_{\text{const}} = \frac{1}{2} \left(\frac{1}{2} $	3V		_	1.4	_	V
V _{IL2}	Reset Low Voltage (RES)	5V			2.4	_	V
V	2 Reset High Voltage (RES)				2.4		V
V _{IH2}			_		3.9	_	V
			R _{OSC} =100kΩ For HT86072, HT86144,		4.0	_	MHz
f _{SYS}	Sustan Fraguanau	3V	R_{OSC} =62k Ω HT86192, HT86384 only		8.0	_	MHz
ISYS	System Frequency	30	R _{osc} =240kΩ For HT86576, HT86768	_	4.0	_	MHz
			R_{OSC} =150k Ω only		8.0	_	MHz
R _{PH}	Dull high Pasistance	3V		20	60	100	kΩ
LI VPH	Pull-high Resistance			10	30	50	kΩ

A.C. Characteristics


Ta=25°C

Sympol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions		Тур.	wax.	Unit
f _{SYS1}	System Clock (RC OSC)		2.4V~5.2V	4	_	8	MHz
f _{SYS2}	System Clock (Crystal OSC)		2.4V~5.2V	4	_	8	MHz
f _{TIMER}	Timer Input Frequency		2.4V~5.2V	0	_	8	MHz
4	We take to a Oracilla to a Decident	3V		45	90	180	μs
twptosc	Watchdog Oscillator Period			32	65	130	μs
t	Watchdog Time-out Period				23	46	ms
t _{WDT1}	(WDT OSC)	5V	Without WDT prescaler	8	17	33	ms
t _{WDT2}	Watchdog Time-out Period (System Clock)		Without WDT prescaler	_	1024		t _{SYS}
t _{WDT3}	Watchdog Time-out Period (RTC OSC)		Without WDT prescaler	_	7.812	_	ms
t _{RES}	External Reset Low Pulse Width			1	_	_	μs
t _{SST}	System Start-up Timer Period		Wake-up from HALT	_	1024		t _{SYS}
t _{INT}	Interrupt Pulse Width		_	1	_	_	μs
t _{DRT}	Data ROM Access Timer		_	5	_	_	ms
t _{DRR}	Data ROM enable Read		Read after data ROM enable	30	—	—	ms




Characteristics Curves

HT86072/HT86144/HT86192/HT86384 R vs. F Characteristics Curve




HT86072/HT86144/HT86192/HT86384 V vs. F Characteristics Curve












HT86576/HT86768 R vs. F Characteristics Curve





HT86576/HT86768 V vs. F Characteristics Curve







Functional Description

Execution Flow

The system clock for the HT86XXX series is derived from either a crystal or an RC oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.


Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute within one cycle. If an instruction changes the Program Counter, two cycles are required to complete the instruction.

Program Counter – PC

The 13-bit Program Counter (PC) controls the sequence in which the instructions stored in program ROM are executed.

After accessing a program memory word to fetch an instruction code, the contents of the Program Counter are incremented by one. The Program Counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from



Execution Flow

Mode		Program Counter											
Mode	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
External or Serial Input Interrupt	0	0	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 1 Overflow	0	0	0	0	0	0	0	0	0	1	1	0	0
Timer Counter 2 Overflow	0	0	0	0	0	0	0	0	1	0	0	0	0
Timer Counter 3 Overflow	0	0	0	0	0	0	0	0	1	0	1	0	0
Skip			_			Progra	m Cou	inter+2	2				
Loading PCL	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program Counter

Note: *12~*0: Program Counter bits #12~#0: Instruction code bits S12~S0: Stack register bits

ode bits

@7~@0: PCL bits

subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

The lower byte of the Program Counter (PCL) is a read/write register (06H). Moving data into the PCL performs a short jump. The destination must be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

Program Memory – ROM


The program memory stores the program instructions that are to be executed. It also includes data, table and interrupt entries, addressed by the Program Counter along with the table pointer. The program memory size for HT86XXX is 8192×16 bits. Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for program initialization. The program always begins execution at location 000H each time the system is reset.

Location 004H

This area is reserved for the external interrupt service program. If the $\overline{\text{INT}}$ input pin is activated, and the interrupt is enabled and the stack is not full, the program will jump to location 004H and begins execution.



Program Memory

• Location 008H

This area is reserved for the 16-bit Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program will jump to location 008H and begins execution.

Location 00CH

This area is reserved for the 16-bit Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program will jump to location 00CH and begins execution.

Location 010H

This area is reserved for the 16-bit Timer Counter 2 interrupt service program. If a timer interrupt results from a Timer Counter 2 overflow, and if the interrupt is enabled and the stack is not full, the program will jump to location 010H and begins execution.

Location 014H

This area is reserved for the 8-bit Timer Counter 3 interrupt service program. If a timer interrupt results from a Timer Counter 3 overflow, and if the interrupt is enabled and the stack is not full, the program will jump to location 014H and begins execution.

Table location

Any location in the ROM space can be used as look up tables. The instructions "TABRDC [m]" (used for any bank) and "TABRDL [m]" (only used for last page of program ROM) transfer the contents of the lower-order byte to the specified data memory [m], and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined. The higher-order bytes of the table word are transferred to the TBLH. The table higher-order byte register (TBLH) is read only.

The table pointer (TBHP, TBLP) is a read/write register, which indicates the table location. Because TBHP is unknown after power-on reset, TBHP must be set specified.

Instruction						Tab	le Loca	tion					
Instruction	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *12~*0: Current program ROM table

@7~@0: Write @7~@0 to TBLP pointer register

P12~P8: Write P12~P8 to TBHP pointer register



Stack Register - Stack

The stack register is a special part of the memory used to save the contents of the Program Counter. This stack is organized into eight levels. It is neither part of the data nor part of the program space, and cannot be read or written to. Its activated level is indexed by a stack pointer (SP) and cannot be read or written to. At a subroutine call or interrupt acknowledgment, the contents of the Program Counter are pushed onto the stack.

The Program Counter is restored to its previous value from the stack at the end of subroutine or interrupt routine, which is signaled by return instruction (RET or RETI). After a chip resets, SP will point to the top of the stack.

The interrupt request flag will be recorded but the acknowledgment will be inhibited when the stack is full and a non-masked interrupt takes place. After the stack pointer is decremented (by RET or RETI), the interrupt request will be serviced. This feature prevents stack overflow and allows programmers to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry is lost.

Data Memory - RAM

The data memory is designed with 208×8 bits. The data memory is further divided into two functional groups, namely, special function registers (00H~2AH) and general purpose user data memory (30H~FFH). Although most of them can be read or be written to, some are read only.

The special function registers include an Indirect addressing register (R0:00H), Memory pointer register

(MP0:01H), Accumulator (ACC:05H), Program Counter lower-order byte register (PCL:06H), Table pointer (TBLP:07H), Table higher-order byte register (TBLH:08H), Status register (STATUS:0AH), Interrupt control register 0 (INTC:0BH), Timer/Event Counter 0 (TMR0H:0CH,TMR0L:0DH), Timer/Event Counter 0 control register (TMR0C:0EH), Timer/Event Counter 1 (TMR1H:0FH, TMR1L:10H), Timer/Event Counter 1 control register (TMR1C:11H), I/O registers (PA:12H,PB:14H,PC:16H), I/O control registers (PAC:13H,PBC:15H,PCC:17H), Voice ROM address latch0[20:0] (LATCH0H:18H, LATCH0M:19H, LATCH0L:1AH), Voice ROM address latch1[20:0] (LATCH1H:1BH, LATCH1M:1CH, LATCH1L:1DH), Interrupt control register 1 (INTCH:1EH), Table pointer higher-order byte register (TBHP:1FH), Timer Counter 2 (TMR2H:20H, TMR2L:21H), Timer Counter 2 control register (TMR2C:22H), Timer Counter 3 (TMR3L:24H), Timer Counter 3 control register (TMR3C:25H), Voice control register (VOICEC:26H), DAC output (DAH:27H, DAL:28H), Volume control register (VOL:29H), Voice ROM latch data register (LATCHD:2AH).

The general purpose data memory, addressed from 30H~FFH, is used for data and control information under instruction commands.

The areas in the RAM can directly handle the arithmetic, logic, increment, decrement, and rotate operations. Except some dedicated bits, each bit in the RAM can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through the memory pointer register 0 (MP0:01H) or the Memory Pointer register 1 (MP1:03H).

Address	RAM Mapping	Read/Write	Description
00H	R0	R/W	Indirect addressing register 0
01H	MP0	R/W	Memory pointer 0
02H	R1	R/W	Indirect addressing register 1
03H	MP1	R/W	Memory pointer 1
04H	Unused		
05H	ACC	R/W	Accumulator
06H	PCL	R/W	Program Counter lower-order byte address
07H	TBLP	R/W	Table pointer lower-order byte address
08H	TBLH	R	Table higher-order byte content register
09H	WDTS	R/W	Watchdog Timer option setting register
0AH	STATUS	R/W	Status register
0BH	INTC	R/W	Interrupt control register 0
0CH	TMR0H	R/W	Timer/Event Counter 0 higher-byte register
0DH	TMR0L	R/W	Timer/Event Counter 0 lower-byte register
0EH	TMR0C	R/W	Timer/Event Counter 0 control register



Address	RAM Mapping	Read/Write	Description	
0FH	TMR1H	R/W	Timer/Event Counter 1 higher-byte register	
10H	TMR1L	R/W	Timer/Event Counter 1 lower-byte register	
11H	TMR1C	R/W	Timer/Event Counter 1 control register	
12H	PA	R/W	Port A I/O data register	
13H	PAC	R/W	Port A I/O control register	
14H	РВ	R/W	Port B I/O data register	
15H	PBC	R/W	Port B I/O control register	
16H	PC	R/W	Port C I/O data register	
17H	PCC	R/W	Port C I/O control register	
18H	LATCH0H	R/W	Voice ROM address latch 0 [A20~A16]	
19H	LATCH0M	R/W	Voice ROM address latch 0 [A15~A8]	
1AH	LATCH0L	R/W	Voice ROM address latch 0 [A7~A0]	
1BH	LATCH1H	R/W	Voice ROM address latch 1 [A20~A16]	
1CH	LATCH1M	R/W	Voice ROM address latch 1 [A15~A8]	
1DH	LATCH1L	R/W	Voice ROM address latch 1 [A7~A0]	
1EH	INTCH	R/W	Interrupt control register 1	
1FH	TBHP	R/W	Table pointer higher-order byte register	
20H	TMR2H	R/W	Timer Counter 2 higher-byte register	
21H	TMR2L	R/W	Timer Counter 2 lower-byte register	
22H	TMR2C	R/W	Timer Counter 2 control register	
23H	Unused			
24H	TMR3L	R/W	Timer Counter 3 lower-byte register	
25H	TMR3C	R/W	Timer Counter 3 control register	
26H	VOICEC	R/W	Voice control register	
27H	DAL	R/W, higher-nibble available only	DAC output data D3~D0 to DAL7~DAL4	
28H	DAH	R/W	DAC output data D11~D4 to DAH7~DAH0	
29H	VOL	R/W, higher-nibble available only	Volume control register, and volume controlled by VOL7~VOL5	
2AH	LATCHD	R	Voice ROM data register	
2BH~2FH	Unused			
30H~FFH	User data RAM	R/W	User data RAM	



Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] accesses the RAM pointed to by MP0 (01H) and MP1 (03H), respectively. Reading location 00H or 02H indirectly returns the result 00H. While, writing it indirectly leads to no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers used to access the RAM by combining the corresponding indirect addressing registers.

Accumulator – ACC (05H)

The accumulator (ACC) is related to the ALU operations. It is also mapped to location 05H of the RAM and is capable of operating with immediate data. The data movement between two data memory locations must pass through the ACC.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ etc)

Status Register - STATUS (0AH)

This 8-bit STATUS register (0AH) consists of a zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except the TO and PDF flags, bits in the status register can be altered by instructions similar to other registers. Data written into the status register does not alter the TO or PDF flags. Operations related to the status register, however, may yield different results from those intended. The TO and PDF flags can only be changed by a Watchdog Timer overflow, chip power-up, or clearing the Watchdog Timer and executing the "HALT" instruction. The Z, OV, AC, and C flags reflect the status of the latest operations.

On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

Interrupts

The HT86XXX provides an external interrupt, three 16-bit programmable timer interrupts, and an 8-bit programmable timer interrupt. The Interrupt Control registers (INTC:0BH, INTCH:1EH) contain the interrupt control bits to set to enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval but only the interrupt request flag is recorded. If a certain interrupt needs servicing within the service routine, the EMI bit and the corresponding INTC/INTCH bit may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
3	ov	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6~7	_	Unused bit, read as "0"

Status (0AH) Register



As an interrupt is serviced, a control transfer occurs by pushing the Program Counter onto the stack and then branching to subroutines at the specified location(s) in the program memory. Only the Program Counter is pushed onto the stack. The programmer must save the contents of the register or status register (STATUS) in advance if they are altered by an interrupt service program which corrupts the desired control sequence.

External interrupt is triggered by a high-to-low/ low-to-high transition of $\overline{\rm INT}$ pin which sets the related interrupt request flag (EIF:bit 4 of INTC). When the interrupt is enabled, and the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F:bit 5 of INTC), caused by a Timer/Event Counter 0 overflow. When the interrupt is enabled, and the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

The internal Timer/Event Counter 1 interrupt is initialized by setting the Timer/Event Counter 1 interrupt request flag (T1F:bit 6 of INTC), caused by a Timer/Event Counter 1 overflow. When the interrupt is enabled, and the stack is not full and the T1F bit is set, a subroutine call to location 0CH will occur. The related interrupt request flag (T1F) will be reset and the EMI bit cleared to disable further interrupts.

The internal Timer Counter 2 interrupt is initialized by setting the Timer Counter 2 interrupt request flag (T2F:bit 0 of INTCH), caused by a Timer Counter 2 overflow. When the interrupt is enabled, and the stack is not full and the T2F bit is set, a subroutine call to location 10H will occur. The related interrupt request flag (T2F) will be reset and the EMI bit cleared to disable further interrupts.

The internal Timer Counter 3 interrupt is initialized by setting the Timer Counter 3 interrupt request flag (T3F:bit 1 of INTCH), caused by a Timer Counter 3 overflow. When the interrupt is enabled, and the stack is not full and the T3F bit is set, a subroutine call to location 14H will occur. The related interrupt request flag (T3F) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledges are held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (of course, if the stack is not full). To return from the interrupt subroutine, the RET or RETI instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests, the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

The Timer/Event Counter 0/1 interrupt request flag (T0F/T1F) which enables Timer/Event Counter 0/1 control bit (ET0I/ET1I), the Timer Counter 2/3 interrupt request flag (T2F/T3F) which enables Timer Counter 2/3 control bit (ET2I/ET3I), and external interrupt request flag (EIF) which enables external interrupt control bit (EEI) form the interrupt control register (INTC:0BH and INTCH:1EH). EMI, EEI, ET0I, ET1I, ET2I, and ET3I are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt begin serviced. Once the interrupt request flags (T0F, T1F, T2F, T3F, EIF) are set, they will remain in the INTC/INTCH register until the interrupts are serviced or cleared by a software instruction.

It is recommended that application programs do not use "CALL" subroutines within an interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and the interrupt enable is not well controlled, once a "CALL" subroutine if used in the interrupt subroutine will corrupt the original control sequence.

Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter 0 Overflow	2	08H
Timer/Event Counter 1 Overflow	3	0CH
Timer Counter 2 Overflow	4	10H
Timer Counter 3 Overflow	5	14H



Bit No.	Label	Function	
0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)	
1	EEI	Controls the external interrupt (1= enabled; 0= disabled)	
2	ET0I	controls the Timer 0 interrupt (1= enabled; 0= disabled)	
3	ET1I	Controls the Timer 1 interrupt (1= enabled; 0= disabled)	
4	EIF	External interrupt request flag (1= active; 0= inactive)	
5	T0F	Timer 0 request flag (1= active; 0= inactive)	
6	T1F	Timer 1 request flag (1= active; 0= inactive)	
7		Unused bit, read as "0"	

INTC (0BH) Register

Bit No.	Label	Function	
0	ET2I	Controls the Timer 2 interrupt (1= enabled; 0= disabled)	
1	ET3I	ontrols the Timer 3 interrupt (1= enabled; 0= disabled)	
2~3, 6~7	_	Unused bit, read as "0"	
4	T2F	Timer 2 interrupt request flag (1= active; 0= inactive)	
5	T3F	Timer 3 interrupt request flag (1= active; 0= inactive)	

INTCH (1EH) 1 Register


Oscillator Configuration

The HT86XXX provides two types of oscillator circuit for the system clock, i.e., RC oscillator and crystal oscillator. No matter what type of oscillator, the signal is used for the system clock. The HALT mode stops the system oscillator and ignores external signal to conserve power. If the RC oscillator is used, an external resistor between OSC1 and VSS is required, and the range of the resistance should be from $30k\Omega$ to $680k\Omega$. The system clock, divided by 4, is available on OSC2 with pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature, and the chip itself due to process variations. It is therefore not suitable for timing sensitive operations where accurate oscillator frequency is desired.

On the other hand, if the crystal oscillator is selected, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. A resonator may be connected between OSC1 and OSC2 to replace


the crystal and to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

There is another oscillator circuit designed for Timer3's clock source as the RTC time base which is determined by mask option. If the mask option determines that Timer3's clock source is from a 32kHz crystal, then a 32kHz crystal should be connected to XIN and XOUT.



Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), decided by mask options. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled



Watchdog Timer

by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with period 78μ s normally) is selected, it is first divided by 256 (8-stages) to get the nominal time-out period of approximately 20 ms. This time-out period may vary with temperature, VDD and process variations. By invoking the WDT prescaler, longer time-out period can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of WDTS(09H)) can give different time-out period.

If WS2, WS1, WS0 all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.6 seconds.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

The WDT overflow under normal operation will initialize a "chip reset" and set the status bit "TO". Whereas in the HALT mode, the overflow will initialize a "warm reset" only the Program Counter and SP are reset to zero. To clear the contents of the WDT (including the WDT prescaler), three methods are adopted; external reset (external reset (a low level to RES), software instructions, or a "HALT" instruction. The software instruction si "CLR WDT" and execution of the "CLR WDT" instruction will clear the WDT.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS (09H) Register

Power Down – HALT

The HALT mode is initialized by a HALT instruction and results in the following:

The system oscillator will be turned off but the WDT oscillator keeps running (if the WDT oscillator is selected).

- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recount again.
- All I/O ports maintain their their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow per-

forms a "warm reset". By examining the TO and PDF flags, the reason for the chip reset can be determined. The PDF flag is cleared when the system powers-up or executes the "CLR WDT" instruction, and is set when the "HALT" instruction is executed. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and SP. The other maintain their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by a mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If awakening from an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled by the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place.

Once a wake-up event occurs, it takes 1024 system clock period to resume normal operation. In other words, a dummy cycle period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge, the actual interrupt subroutine will be delayed by one more cycle. If the wake-up results in next instruction execution, this will be executed immediately after a dummy period is finished. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.

Reset

There are 3 ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the Program Counter and SP, leaving the other circuits in their original state. Some registers remain unchanged during any other reset conditions. Most registers are reset to their "initial condition" when the reset conditions are met. By examining the PDF flag and TO flag, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: "u" stands for "unchanged"





To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses after a system power up or when awakening from a HALT state.


When a system power up occurs, the SST delay is added during the reset period. But when the reset comes from the $\overline{\text{RES}}$ pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.

The function unit chip reset status are shown below.


Program Counter	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/output ports	Input mode
Stack Pointer	Points to the top of the stack














There are four timer counters are implemented in the HT86XXX. The Timer/Event Counter 0 and 1 contain 16-bit programmable count-up counters whose clock may come from an external source or the system clock divided by 4 (T1). Using the internal instruction clock (T1), there is only one reference time base. The external clock input allows the user to count external events, measure time intervals or pulse width, or to generate an accurate time base.

There are three registers related to Timer/Event Counter 0; TMR0H (0CH), TMR0L (0DH), TMR0C (0EH). Writing to TMR0L only writes the data into a low byte buffer. Writing to TMR0H will write the data and the contents of the low byte buffer into the Timer/Event Counter 0 preload register (16-bit) simultaneously. The Timer/Event Counter 0 preload register is changed only by a write to TMR0H operation. Writing to TMR0L will keep the Timer/Event Counter 0 preload register unchanged.

Reading TMR0H will also latch the TMR0L into the low byte buffer to avoid false timing problems. Reading the TMR0L only returns the value from the low byte buffer which may be a previously loaded value. In other words, the low byte of Timer/Event Counter 0 cannot be read directly. It must read the TMR0H first to ensure that the low byte contents of Timer/Event Counter 0 are latched into the buffer.

There are three registers related to the Timer/Event Counter 1; TMR1H (0FH), TMR1L (10H), TMR1C (11H). The Timer/Event Counter 1 operates in the same manner as Timer/Event Counter 0.



Timer/Event Counter 0/1



Bit No.	Label	Function
0~2, 5		Unused bit, read as "0"
3	TE	To define the TMR0/TMR1 active edge of Timer/Event Counter (0=active on low to high; 1=active on high to low)
4	TON	To enable/disable timer counting (0=disabled; 1=enabled)
6 7	TM0, TM1	To define the operating mode (TM0, TM1) 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMR0C (0EH)/TMR1C (11H) Register

Bit No.	Label	Function	
0~2, 5		Unused bit, read as "0"	
3	TE	To define the TMR2 active edge of Timer/Event Counter (0=active on low to high; 1=active on high to low)	
4	TON	o enable/disable timer counting (0=disabled; 1=enabled)	
6 7	TM0, TM1	To define the operating mode (TM0, TM1) 01=Unused 10=Timer mode (internal clock) 11=Unused 00=Unused	

TMR2C (22H) Register

The TMR0C is the Timer/Event Counter 0 control register, which defines the Timer/Event Counter 0 options. The Timer/Event Counter 1 has the same options as the Timer/Event Counter 0 and is defined by TMR1C.

The timer/event counter control registers define the operating mode, counting enable or disable and active edge.

The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which implies that the clock source comes from an external (TMR0/TMR1 is connected to PC4/PC5) pin. The timer mode functions as a normal timer with the clock source coming from the instruction clock. The pulse width measurement mode can be used to count the high or low level duration of an external signal (TMR0/TMR1). The counting method is based on the instruction clock.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFFFH. Once an overflow occurs, the counter is reloaded from the timer/event counter preload register and generates a corresponding interrupt request flag (T0F/T1F; bit 5/6 of INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR0/TMR1 has received a transient from low to high (or high to low; if the TE bit is 0) it will start counting until the TMR0/TMR1 returns to the original level and resets TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. When TON is set again, the cycle measurement will function again as long as it receives further transient pulses. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like in the other two modes.

To enable the counting operation, the Timer ON bit (TON; bit 4 of TMR0C/TMR1C) should be set to 1. In the pulse width measurement mode, TON will be cleared automatically after the measurement cycle is complete. But in the other two modes TON can only be reset by instruction. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I/ET1I can disable the corresponding interrupt service.

In the case of a Timer/Event Counter OFF condition, writing data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to the timer/event counter will only be kept in the timer/event counter preload register. The timer/event counter will continue to operate until an overflow occurs.

When the Timer/Event Counter (reading TMR0H/ TMR1H) is read, the clock will be blocked to avoid errors. As this may result in a counting error, this must be taken into consideration by the programmer.



Timer Counter 2

The timer counter TMR2 is also a 16-bit programmable count-up counter. It operates in the same manner as Timer/Event Counter 0/1, but the clock source of TMR2 is from only internal instruction cycle (T1). Therefore only (TM1,TM0)=(1,0) is allowable.

Timer Counter 3 (RTC Time Base)


The timer counter TMR3 is an 8-bit programmable count-up counter. Its counting is as the same manner as Timer Event Counter 0/1 and Timer Counter 2, but the

clock source of TMR3 can be from internal instruction cycle (T1) or external 32kHz crystal which is connected to XIN and XOUT. The TMR3's clock source is determined by mask option. If the 32kHz crystal is enabled, then TMR3's clock source is 32kHz which is from XIN and XOUT. If the 32kHz crystal is disabled, then TMR3's clock source is internal T1.


The TMR3 is internal clock source only, i.e. (TM1,TM0)=(1,0). There is a 3-bit prescaler (TMR3S2,TMR3S1,TMR3S0) which defines different division ratio of TMR3's clock source.

Bit No.	Label	Function
0~2	TMR3S2, TMR3S1, TMR3S0	To define the operating clock source (TMR3S2, TMR3S1, TMR3S0) 000: clock source/2 001: clock source/4 010: clock source/8 011: clock source/16 100: clock source/32 101: clock source/64 110: clock source/128 111: clock source/256
3	TE	To define the TMR3 active edge of timer/event counter (0=active on low to high; 1=active on high to low)
4	TON	To enable/disable timer counting (0=disabled; 1=enabled)
5		Unused bit, read as "0"
6 7	TM0, TM1	To define the operating mode (TM1, TM0) 01=Unused 10=Timer mode (internal clock) 11=Unused 00=Unused

TMR3C (25H) Register



Timer Counter 2



Timer Counter 3



The registers states	are sur	nmarized in	the	following t	table.
----------------------	---------	-------------	-----	-------------	--------

Register	Reset (Power-on)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)
PC	0000H	0000H	0000H	0000H	0000H
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
MP1	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	սսսս սսսս
ACC	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	uuuu uuuu
TBLP	XXXX XXXX	սսսս սսսս	սսսս սսսս	นนนน นนนน	uuuu uuuu
TBLH	XXXX XXXX	սսսս սսսս	սսսս սսսս	นนนน นนนน	uuuu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	นนนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
TMR0H	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX
TMR0L	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX
TMR0C	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX
TMR1H	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX
TMR1L	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX
TMR1C	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX
PA	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PB	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PCC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
TMR2H	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX
TMR2L	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX
TMR2C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
TMR3L	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX
TMR3C	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx
INTCH	-0000	-0000	-0000	-0000	-uuuu
ТВНР	x xxxx	u uuuu	u uuuu	u uuuu	u uuuu
DAL	xxxx	uuuu	uuuu	uuuu	uuuu
DAH	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	นนนน นนนน
VOL	xxx	uuu	uuu	uuu	uuu
VOICEC	00 -00-	uu -uu-	uu -uu-	uu -uu-	uu -uu-
LATCH0H	xxxx	uuuu	uuuu	uuuu	uuuu
LATCH0M	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
LATCH0L	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	นนนน นนนน
LATCH1H	xxxx	uuuu	uuuu	uuuu	uuuu
LATCH1M	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	սսսս սսսս
LATCH1L	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	นนนน นนนน
LATCHD	XXXX XXXX	นนนน นนนน	սսսս սսսս	นนนน นนนน	นนนน นนนน

Note: "u" means "unchanged"

"x" means "unknown"

"-" means "undefined"



Input/Output Ports

There are 23 bidirectional input/output lines in the microcontroller, labeled from PA to PC, which are mapped to the data memory of [12H], [14H], and [16H], respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]" (m=12H, 14H or 16H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically (i.e. on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, and 17H. Bit 7 which is mapped to location [17H] is always written as "1".

After a chip reset, these input/output lines remain at high levels or floating state (dependent on pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states


into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The wake-up capability of port A is determined by mask option. There is a pull-high option available for all I/O lines. Once the pull-high option is selected, all I/O lines have pull-high resistors. Otherwise, the pull-high resistors are absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.

By some different mask options, there are 3 shared pins (PC.4, PC.5, and PC.6) in PC. They can be normal I/O pins or for special functions. The PC.4 is the external clock source of timer/event counter TMR0 if TMR0 is set to external clock mode, and the PC.5 is the external clock source of timer/event counter TMR1 if TMR1 is set to external clock mode. PC6 is pin-shared with XIN. The XIN and XOUT can be connected to a 32kHz crystal as the clock source of the timer counter TMR3 if the mask option is set to enable 32kHz (RTC) crystal.

Audio Output and Volume Control – DAL, DAH, VOL

The HT86XXX provides one 12-bit voltage type DAC device for driving external 8Ω speaker through an external NPN transistor. The programmer must write the voice data to register DAL (27H) and DAH (28H). The 12-bit audio output will be written to the higher nibble of DAL and the whole byte of DAH, and the DAL3~DAL0 is always read as "0H". There are 8 scales of volume controllable level that are provided for the voltage type DAC output. The programmer can change the volume by only writing the volume control data to the higher-nibble of the VOL (29H), and the lower-nibble of VOL (29H) is always read as "0H".





Voice Control Register

The voice control register controls the voice ROM circuit and DAC circuit, selects voice ROM latch counter, and controls 32kHz crystal to start in speed-up mode or not. If the DAC circuit is not enabled, any DAH/DAL output is invalid. Writing a "1" to DAC bit is to enable DAC circuit, and writing a "0" to DAC bit is to disable DAC circuit. If the voice ROM circuit is not enabled, then voice ROM data cannot be accessed at all. Writing a "1" to VROMC bit is to enable the voice ROM circuit, and writing a "0" to VROMC bit is to disable the voice ROM circuit. The bit 4 (LATCHC) is to determine what voice ROM address latch counter will be adopted as voice ROM address latch counter. The bit 7 (FAST) is to determine how to activate 32kHz crystal of TMR3's clock source.

Voice ROM Data Address Latch Counter

LATCH0H(18H)/LATCH0M(19H)/LATCH0L(1AH), LATCH1H(1BH)/LATCH1M(1CH)/LATCH1L(1DH) and voice ROM data register(2AH)

The voice ROM data address latch counter is the handshaking between the microcontroller and voice ROM, where the voice codes are stored. One 8-bit of voice ROM data will be addressed by setting 21-bit address latch counter LATCH0H/LATCH0M/LATCH0L or LATCH1H/LATCH1M/LATCH1L. After the 8-bit voice ROM data is addressed, a few instruction cycles (4μ s at least) will be cost to latch the voice ROM data, then the microcontroller can read the voice data from LATCHD (2AH).

Example: Read an 8-bit voice ROM data which is located at address 000007H by address latch 0

set	[26H].2	; Enable voice ROM circuit
clr	[26H].4	; Select voice ROM address ; latch counter 0
mov	A, 07H	;
mov	LATCH0L, A	; Set LATCH0L to 07H
mov	A, 00H	;
mov	LATCH0M, A	; Set LATCH0M to 00H
mov	A, 00H	;
mov	LATCH0H, A	; Set LATCH0H to 00H
call	Delay Time	; Delay a short period of time
mov	A, LATCHD	; Get voice data at 000007H

Bit No.	Label	Function
0, 3, 5~6	_	Unused bit, read as "0"
1	DAC	Enable/disable DAC circuit (0= disable DAC circuit; 1= enable DAC circuit) The DAC circuit is not affected by the HALT instruction. The software controls bit DAC (VoiceC.1) whether to enable/disable.
2	VROMC	Enable/disable voice ROM circuit (0= disable voice ROM circuit; 1= enable voice ROM circuit)
4	LATCHC	Select voice ROM counter (0= voice ROM address latch 0; 1= voice ROM address latch 1)
7	FAST	Enable/disable speed-up 32kHz crystal. Default to 0. (0= speed-up 32kHz crystal; 1= non-speed-up 32kHz crystal)

VOICEC (26H) Register

Mask Option

Mask Option	Description
PA Wake-up	Enable/disable PA wake-up function
Watchdog Timer (WDT)	Enable/disable WDT function One or two CLR instruction WDT clock source is from WDTOSC or T1
External INT Trigger Edge	External INT is triggered on falling edge only, or is triggered on falling and rising edge.
Timer 3 Clock Source	Timer3's clock source is from T1, or is from the external 32kHz crystal which is connected to XIN and XOUT.
External Timer 0/1 Clock Source	Enable/disable external timer of Timer 0 and Timer 1, share with PC4 and PC5.
PA Pull-high	Enable/disable PA pull-high
PB Pull-high	Enable/disable PB pull-high
PC Pull-high	Enable/disable PC pull-high




f_{OSC} – R_{OSC} Table (V_{DD}=3V)

fosc	R _{OSC} (Typical)
4MHz	100kΩ
6MHz	75kΩ
8MHz	62kΩ

Note: These oscillator resistor values are for reference purposes only as the actual frequency may vary due to temperature and process variations within the device.

Application Circuits





Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected			
Arithmetic	Arithmetic					
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C			
Logic Operati	on					
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 ⁽¹⁾ 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 1 1	Z Z Z Z Z Z Z Z Z Z Z			
Increment & D						
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z			
Rotate						
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array}$	None C C None None C C			
Data Move						
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None			
Bit Operation		(1)				
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None			



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 \checkmark : Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m] Description	The conte										
	Add data memory and carry to the accumulator The contents of the specified data memory, accumulator and the carry flag are multaneously, leaving the result in the accumulator.										
Operation	$ACC \leftarrow A$	CC+[m]+0	C								
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
		_	\checkmark	\checkmark	\checkmark						
ADCM A,[m]	Add the a	ocumulato	or and carr	y to data r	nemory						
Description		The contents of the specified data memory, accumulator and the carry flag are multaneously, leaving the result in the specified data memory.									
Operation	$[m] \leftarrow AC$	C+[m]+C									
Affected flag(s)											
	ТО	PDF	OV	Z	AC	С					
		_	\checkmark	\checkmark	\checkmark	\checkmark					
ADD A,[m]	Add data	memory to	o the accur	mulator							
Description	The contents of the specified data memory and the accumulator are added. The stored in the accumulator.										
Operation	$ACC \leftarrow A$	CC+[m]									
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
		_	\checkmark	\checkmark	\checkmark	\checkmark					
ADD A,x	Add imm	ediate data	a to the acc	cumulator							
Description	The contents of the accumulator and the specified data are added, leaving the res accumulator.										
Operation	$ACC \leftarrow A$	CC+x									
Affected flag(s)											
	ТО	PDF	OV	Z	AC	С					
			\checkmark	\checkmark	\checkmark						
ADDM A,[m]	Add the a	ocumulato	or to the da	ita memor	V						
Description	The conte	Add the accumulator to the data memory The contents of the specified data memory and the accumulato stored in the data memory.									
Operation	$[m] \leftarrow AC$										
Affected flag(s)											
	то	PDF	OV	Z	AC	С					
	10	1 01	0.	-	710	0					



Description Data in the accumulator and the specified data memory performeration. The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" [m] Affected flag(s) \overline{TO} PDF OV Z AC C AND A,x Logical AND immediate data to the accumulator Description Data in the accumulator and the specified data perform a bit The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) \overline{TO} PDF OV Z AC C \Box \neg AND A,x Logical AND immediate data to the accumulator Description Data in the accumulator and the specified data perform a bit The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) \overline{TO} PDF OV Z AC C \Box \neg Description Data in the specified data memory and the accumulator performeration. The result is stored in the data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) \overline{TO} PDF OV Z AC C \Box \neg \neg Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) \overline{TO} PDF OV Z AC C \Box \neg \neg Description The	AND A,[m]	Logical Al	ND accum	ulator with	i data men	nory					
Affected flag(s) TO PDF OV Z AC C $ -$ AND A,x Logical AND immediate data to the accumulator Description Data in the accumulator and the specified data perform a bit The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) TO PDF OV Z AC C AND A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator perforeration. The result is stored in the data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C $ -$ Affected flag(s) TO PDF OV Z AC C $ -$	Description										
TOPDFOVZACCAND A,xLogical AND immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a bit The result is stored in the accumulator.OperationACC \leftarrow ACC "AND" xAffected flag(s)TOPDFOVZACCANDM A,[m]Logical AND data memory with the accumulatorDescriptionData in the specified data memory and the accumulator perforeration. The result is stored in the data memory.Operation[m] \leftarrow ACC "AND" [m]Affected flag(s)TOPDFOVZACCCALL addrSubroutine callSubroutine callThe instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. POperationStack \leftarrow Program Counter+1 Program Counter \leftarrow addrAGCCCLR [m]Clear data memory The contents of the specified data memory are cleared to 0. OperationClear data memory The contents of the specified data memory are cleared to 0. Operation(m] \leftarrow OOHAffected flag(s)TOPDFOVZAC	Operation	$ACC \leftarrow ACC "AND" [m]$									
AND A,x Logical AND immediate data to the accumulator Description Data in the accumulator and the specified data perform a bit The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) TO PDF OV Z AC C AND A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator perforeration. The result is stored in the data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C CALL addr Subroutine call TO PDF OV Z AC C Description The instruction unconditionally calls a subroutine located at a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C C	Affected flag(s)										
AND A,x Logical AND immediate data to the accumulator Description Data in the accumulator and the specified data perform a bit The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) TO PDF OV Z AC C ANDM A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator performentation Description Data in the specified data memory and the accumulator performentation Description Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C CALL addr Subroutine call Description The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C <		то	PDF	OV	Z	AC	С				
Description Data in the accumulator and the specified data perform a bit The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) $\boxed{TO PDF OV Z AC C}{$		—	_		\checkmark		_				
Description Data in the accumulator and the specified data perform a bit The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) TO PDF OV Z AC C Affected flag(s) TO PDF OV Z AC C ANDM A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator performant in the specified data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C Description [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C CALL addr Subroutine call Description The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter+1 Program Counter \leftarrow addr Affected flag(s) Image: Clear data memory Image: Clear data memory are cleared to 0. Operation The contents of the specified data memory are cleared to 0. Operation Image: Clear d				liate data t	o the acci	imulator					
The result is stored in the accumulator. Operation ACC \leftarrow ACC "AND" x Affected flag(s) TO PDF OV Z AC C Affected flag(s) Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator performation. The result is stored in the data memory. Operation Image: Data in the specified data memory and the accumulator performation. The result is stored in the data memory. Operation Affected flag(s) TO PDF OV Z AC C CALL addr Subroutine call To PDF OV Z AC C CALL addr Subroutine call The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F With the instruction at this address. Operation Stack ← Program Counter+1 Program Counter+1 Program Counter ← addr AC C Affected flag(s) TO PDF OV Z AC C CLR [m] Clear data memory Clear data memory Cleared ata memory are cleared to 0. Operation The contents of the specified data memory are cleared to 0. Operation		•									
Affected flag(s) TO PDF OV Z AC C $ -$ ANDM A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator performeration. The result is stored in the data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) TO PDF OV Z AC C CALL addr Subroutine call Out on the stack. The indicated address is then loaded. For this onto the stack. The indicated address is then loaded. For with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C CLR [m] Clear data memory OV Z AC C Description The contents of the specified data memory are cleared to 0. Operation TO PDF OV Z AC C Operation Stack \leftarrow Program Counter+1 Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C	Description										
TOPDFOVZACC $ -$ ANDM A,[m]Logical AND data memory with the accumulatorDescriptionData in the specified data memory and the accumulator perforeration. The result is stored in the data memory.Operation[m] \leftarrow ACC "AND" [m]Affected flag(s)TOPDFOVZACCCALL addrSubroutine callDescriptionThe instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. FOperationStack \leftarrow Program Counter+1 Program Counter+1 Program Counter \leftarrow addrACCCCLR [m]Clear data memoryCZACCCLR [m]Clear data memoryThe contents of the specified data memory are cleared to 0.OperationIn contents of the specified data memory are cleared to 0.Affected flag(s)ToPDFOVZACCCLR [m]Clear data memoryThe contents of the specified data memory are cleared to 0.	Operation	$ACC \leftarrow ACC "AND" x$									
ANDM A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator performeration. The result is stored in the data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) \overline{TO} PDF OV Z AC C CALL addr Subroutine call Description The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. Few with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) Image: The contents of the specified data memory are cleared to 0. Operation Affected flag(s) Image: The contents of the specified data memory are cleared to 0. Operation The contents of the specified data memory are cleared to 0. Operation Image: The contents of the specified data memory are cleared to 0. Operation Image: The contents of the specified data memory are cleared to 0. Operation Image: The contents of the specified data memory are cleared to 0. Operation Image: Outer the specified data memory are cleared to 0. Operation Image: Outer the specified data memory are cleared to 0.	Affected flag(s)										
ANDM A,[m] Logical AND data memory with the accumulator Description Data in the specified data memory and the accumulator performeration. The result is stored in the data memory. Operation [m] \leftarrow ACC "AND" [m] Affected flag(s) \overline{TO} PDF OV Z AC C CALL addr Subroutine call $$ $$ $$ Description The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. For with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter $\leftarrow -$ addr Affected flag(s) \overline{TO} PDF OV Z AC C CLR [m] Clear data memory Clear data memory The contents of the specified data memory are cleared to 0. Operation Operation [m] $\leftarrow 00H$ Affected flag(s) The contents of the specified data memory are cleared to 0.		то	PDF	OV	Z	AC	С				
DescriptionData in the specified data memory and the accumulator performeration. The result is stored in the data memory.Operation $[m] \leftarrow ACC$ "AND" $[m]$ Affected flag(s) $\boxed{TO PDF OV Z AC C}{ $					\checkmark		_				
DescriptionData in the specified data memory and the accumulator performeration. The result is stored in the data memory.Operation $[m] \leftarrow ACC$ "AND" $[m]$ Affected flag(s) $\boxed{TO PDF OV Z AC C}{ $											
Operation[m] \leftarrow ACC "AND" [m]Affected flag(s) \overline{TO} PDFOVZACC $ -$ CALL addrSubroutine callDescriptionThe instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. FOperationStack \leftarrow Program Counter+1Program Counter \leftarrow addrAffected flag(s) \overline{TO} PDFOVZACC $ -$ CLR [m]Clear data memoryThe contents of the specified data memory are cleared to 0.Operation[m] \leftarrow 00H		0		2							
Affected flag(s) TO PDF OV Z AC C $ -$ CALL addr Subroutine call Subroutine call The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C $ -$ CLR [m] Clear data memory The contents of the specified data memory are cleared to 0. Operation Operation [m] \leftarrow 00H Affected flag(s) $ -$	Description										
TOPDFOVZACCCALL addrSubroutine callDescriptionThe instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address.OperationStack \leftarrow Program Counter+1 Program Counter \leftarrow addrAffected flag(s)TOPDFOVZACCCLR [m]Clear data memory The contents of the specified data memory are cleared to 0. OperationClear data memory Image: Counter for the specified data memory are cleared to 0. OperationClear data memory Image: Counter for the specified data memory are cleared to 0. OperationAffected flag(s)	Operation	[m] ← AC	C "AND" [[m]							
CALL addr Subroutine call Description The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) \overline{TO} PDF OV Z AC C $ -$ CLR [m] Clear data memory Description Intercent of the specified data memory are cleared to 0. Operation [m] \leftarrow 00H	Affected flag(s)										
CALL addr Subroutine call Description The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C — — — — — — — — CLR [m] Clear data memory Clear data memory are cleared to 0. Operation [m] \leftarrow 00H Affected flag(s) Mathematical program counter of the specified data memory are cleared to 0. [m] \leftarrow 00H		то	PDF	OV	Z	AC	С				
Description The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 		_		_	\checkmark		—				
program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C $ -$ CLR [m] Clear data memory Clear data memory The contents of the specified data memory are cleared to 0. Operation [m] \leftarrow 00H Affected flag(s) $ -$	CALL addr	Subroutin	e call								
program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. Final with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C — — — — — — — CLR [m] Clear data memory The contents of the specified data memory are cleared to 0. Operation [m] \leftarrow 00H Affected flag(s) Mathematical memory The contents of the specified data memory are cleared to 0.	Description	The instru	ction unc	onditionally	y calls a s	ubroutine	located a				
with the instruction at this address. Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C	·	program o	ounter inc	rements of	nce to obta	ain the add	ress of the				
Operation Stack \leftarrow Program Counter+1 Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C - - - - - - - - - CLR [m] Clear data memory Clear data memory The contents of the specified data memory are cleared to 0. Operation [m] \leftarrow 00H Affected flag(s)						ss is then	loaded. F				
Program Counter \leftarrow addr Affected flag(s) TO PDF OV Z AC C - - - - - - CLR [m] Clear data memory Clear data memory are cleared to 0. Operation [m] \leftarrow 00H Affected flag(s)	Operation				1633.						
Affected flag(s) TO PDF OV Z AC C $ -$ CLR [m] Clear data memory Clear data memory The contents of the specified data memory are cleared to 0. Operation [m] \leftarrow 00H Affected flag(s) $ -$	Operation										
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Affected flag(s)										
	0()	то	PDF	OV	Z	AC	С				
Description The contents of the specified data memory are cleared to 0. Operation [m] ← 00H Affected flag(s)							_				
Description The contents of the specified data memory are cleared to 0. Operation [m] ← 00H Affected flag(s)											
Operation [m] ← 00H Affected flag(s)	CLR [m]	Clear data	a memory								
Affected flag(s)	Description	The contents of the specified data memory are cleared to 0.									
	Operation	[m] ← 00H									
TO PDF OV Z AC C	Affected flag(s)										
		то	PDF	OV	Z	AC	С				
		_				_					



CLR [m].i	Clear bit c	f data me	mory			
Description	The bit i o	f the spec	ified data r	nemory is	cleared to	0.
Operation	[m].i ← 0					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—	—	—	—	
CLR WDT	Clear Wat	chdog Tim	ner			
Description	The WDT cleared.	is cleared	(clears the	WDT). Th	ne power d	lown bit (F
Operation	WDT \leftarrow 0 PDF and ⁻					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0	0	—	_		
CLR WDT1	Preclear V	Vatchdog	Timer			
Description	of this inst	ruction wit	VDT2, clea hout the ot has been	her precle	ar instruct	ion just se
Operation	WDT $\leftarrow 0$ PDF and $$					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0*	0*	—	_	—	
CLR WDT2	Preclear V	Vatchdog	Timer			
Description	-		VDT1, clea	are the M/F		
	plies this i	nstruction	thout the c has been	other prec	lear instru	ction, sets
Operation		nstruction 0H*		other prec	lear instru	ction, sets
Operation Affected flag(s)	plies this i WDT ← 0 PDF and ⁻	nstruction 0H* ΓΟ ← 0*	has been	other prec	lear instru and the T	ction, sets O and PD
	plies this i WDT ← 0 PDF and ⁻ TO	nstruction 0H* FO ← 0* PDF		other prec	lear instru	ction, sets
	plies this i WDT ← 0 PDF and ⁻	nstruction 0H* ΓΟ ← 0*	has been	other prec	lear instru and the T	ction, sets O and PD
	plies this i WDT ← 0 PDF and ⁻ TO	nstruction 0H* $\Gamma O \leftarrow 0^*$ <u>PDF</u> <u>0*</u>	OV	other prec	lear instru and the T	ction, sets O and PD
Affected flag(s)	plies this i WDT ← 0 PDF and ⁻ TO 0* Compleme	nstruction 0H* TO ← 0* PDF 0* ent data m f the spec	OV OV nemory cified data	z memory is	AC	ction, sets O and PD C complem
Affected flag(s)	plies this i WDT ← 0 PDF and ⁻ TO 0* Compleme Each bit o	nstruction 0H* TO ← 0* PDF 0* ent data m f the spec viously co	OV OV nemory cified data	z memory is	AC	ction, sets O and PD C complem
Affected flag(s) CPL [m] Description	plies this i WDT ← 0 PDF and T TO 0* Compleme Each bit o which pre	nstruction 0H* TO ← 0* PDF 0* ent data m f the spec viously co	OV OV nemory cified data	z memory is	AC	ction, sets O and PD C complem
Affected flag(s) CPL [m] Description Operation	plies this i WDT ← 0 PDF and T TO 0* Compleme Each bit o which pre	nstruction 0H* TO ← 0* PDF 0* ent data m f the spec viously co	OV OV nemory cified data	z memory is	AC	ction, sets O and PD C complem



CPLA [m]	Complem	ient data m	emory and	d place res	sult in the	accumulat	tor
Description	which pre	viously cor	ntained a 1	are chang	jed to 0 an	d vice-vers	ented (1's complement). Bits sa. The complemented result mory remain unchanged.
Operation	$ACC \leftarrow [\overline{I}]$	m]					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
		—	—	\checkmark	_	_	
DAA [m]	Decimal-	Adjust accu	umulator fo	r addition			
Description	lator is di carry (AC justment carry (AC	vided into t 1) will be de is done by a	two nibbles one if the lo adding 6 to t; otherwise	Each nik ow nibble o the origin the origin	oble is adj of the accu nal value if nal value re	usted to th umulator is the origina emains un	Decimal) code. The accumu- ne BCD code and an internal greater than 9. The BCD ad- al value is greater than 9 or a changed. The result is stored ted.
Operation	then [m].3 else [m].3 and If ACC.7~ then [m].7	-ACC.0 >9 3~[m].0 ← (3~[m].0 ← (-ACC.4+A0 7~[m].4 ← ((ACC.3~A((ACC.3~A(C1 >9 or C ACC.7~AC	CC.0), AC =1 CC.4+6+A	1=0 C1,C=1		
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
	_	_	_	_		\checkmark	
DEC [m]	Decreme	nt data me	mory				
Description		e specified		nory is dec	cremented	l by 1.	
Operation	[m] ← [m]]–1					
Affected flag(s)		-					
	ТО	PDF	OV	Z	AC	С	
		_		\checkmark			
DECA [m]	Decreme	nt data me	mory and p	place resu	It in the a	ccumulato	r
Description		e specified ontents of					ng the result in the accumula-
Operation	ACC ← [I	m]—1					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
			_	\checkmark		_	



HALT	Enter power down mode		Enter power down mode								
Description	This instruction stops program execution and turns off the system clock. The contents o the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PDF) is set and the WDT time-out bit (TO) is cleared.										
Operation	Program Counter \leftarrow Program Counter+1 PDF \leftarrow 1 TO \leftarrow 0										
Affected flag(s)											
	TO PDF OV	Z AC	С								
	0 1										
INC [m]	Increment data memory										
Description	Data in the specified data memory	is incremented	by 1								
Operation	[m] ← [m]+1										
Affected flag(s)											
	TO PDF OV	Z AC	С								
		√									
Description	Data in the specified data memory			accumula							
Operation Affected flag(s)	tor. The contents of the data mem ACC \leftarrow [m]+1	ory remain unch	anged.								
Operation	tor. The contents of the data mem	ory remain unch									
Operation	tor. The contents of the data mem ACC \leftarrow [m]+1	ory remain unch	anged.	accumua							
Operation	tor. The contents of the data mem ACC \leftarrow [m]+1	ory remain unch	anged.	accumula							
Operation Affected flag(s)	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV 	ory remain unch Z AC — with the directly	C								
Operation Affected flag(s) JMP addr	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV — — — — Directly jump The program counter are replaced	ory remain unch Z AC — with the directly	C								
Operation Affected flag(s) JMP addr Description	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV — — — — — — — — — — — — — — — — — — —	ory remain unch Z AC — with the directly	C								
Operation Affected flag(s) JMP addr Description Operation	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV — — — — — — — — — — — — — — — — — — —	ory remain unch Z AC — with the directly	C								
Operation Affected flag(s) JMP addr Description Operation	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV — — — — — — — — — — — — — — — — — — —	ory remain unch Z AC — with the directly n.	C -specified address uncondit								
Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV — — — — — — — — — — — — — — — — — — —	Z AC √ — with the directly n. Z AC — —	C -specified address uncondit								
Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	tor. The contents of the data mem ACC \leftarrow [m]+1 TO PDF OV — — — — — — — — — — — — — — — — — — —	Z AC √ — with the directly n. Z AC	C -specified address uncondit								
Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	tor. The contents of the data mem $ACC \leftarrow [m]+1$ TO PDF OV — — — — — — — — — — — — — — — — — — —	Z AC √ — with the directly n. Z AC	C -specified address uncondit								
Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description	tor. The contents of the data memory $ACC \leftarrow [m]+1$ TO PDF OV — — — — — — — — — — — — — — — — — — —	Z AC √ — with the directly n. Z AC	C -specified address uncondit								
Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	tor. The contents of the data memory $ACC \leftarrow [m]+1$ TO PDF OV — — — — — — — — — — — — — — — — — — —	Z AC √ — with the directly n. Z AC	C -specified address uncondit								
Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	tor. The contents of the data memory $ACC \leftarrow [m]+1$ TO PDF OV — — — — — — — — — — — — — — — — — — —	Z AC √ — with the directly n. Z AC	C C C C C Died to the accumulator.								



MOV A,x	Move imn	nediate da	ta to the a	ccumulato	r	
Description	The 8-bit	data speci	fied by the	code is lo	aded into	the accu
Operation	$ACC \gets x$					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_		_	—		_
MOV [m],A		accumulat				
Description	memories	ents of the a	accumulat	or are cop	ied to the s	specified
Operation	[m] ←AC0	,				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_		_		
NOP	No operat	tion				
Description	No operat	tion is perf	ormed. Ex	ecution co	ntinues w	ith the ne
Operation	Program	Counter \leftarrow	Program	Counter+1	1	
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—	—	—	—	—
OR A,[m]		R accumu	lator with (lata memo		
Description	-	e accumul			•	emory (or
2000.19.001		wise logica				
Operation	$ACC \leftarrow A$	CC "OR"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_				
OR A,x	-	R immedia				
Description		e accumu t is stored			ed data pe	erform a
Operation		CC "OR"				
Affected flag(s)	AUU ← A		~			
Allected liag(s)	то	PDF	OV	Z	AC	С
	10	FDF	00		AC	U
						_
ORM A,[m]	Logical O	R data me	mory with	the accum	nulator	
Description	Data in th	ne data m	emory (on	e of the c	lata memo	ories) an
	bitwise log	gical_OR o	operation.	The result	is stored i	n the dat
Operation	[m] ←AC0	C "OR" [m]			
Affected flag(s)						
	ТО					
	то	PDF	OV	Z	AC	С
	-		OV	Z √	AC	C



RET	Return fro	om subrou	tine					
Description	The prog	ram count	er is restor	ed from th	e stack. T	his is a 2-		
Operation	Program Counter ← Stack							
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_		_	_	_		
RET A,x	Return ar	nd place in	nmediate c	lata in the	accumula	itor		
Description		ram counte immediate	er is restore e data.	ed from the	e stack and	d the accur		
Operation	Program ACC \leftarrow x	Counter ←	 Stack 					
Affected flag(s)	A00 (-)							
	ТО	PDF	OV	Z	AC	С		
			_	_	_			
RETI	Return fro	om interru	ot					
Description			er is restor	ed from th	e stack, ai	nd interrup		
·			enable ma					
Operation	Program EMI ← 1	Counter ←	 Stack 					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_	_	_		_		
RL [m]	Rotate da	ata memor	v loft					
Description			specified d	ata memo	rv are rota	ted 1 hit le		
Operation			n].i:bit i of t					
	[m].0 ← [1			,		
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	_	_	_	_	_	_		
RLA [m]	Rotate da	ata memor	y left and p	place resu	It in the ac	cumulato		
Description			data men					
·		•	accumula	•				
Operation		,	[m].i:bit i of	f the data i	memory (i	=0~6)		
	ACC.0 ←	- [m].7						
Affected flag(s)	TO		01	7	4.0			
	ТО	PDF	OV	Z	AC	C		



RLC [m]	Rotate da	ita memor	y left throu	gh carry								
Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the carry bit; the original carry flag is rotated into the bit 0 position.											
Operation	[m].(i+1) ← [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 ← C C ← [m].7											
Affected flag(s)							-					
	ТО	PDF	OV	Z	AC	С						
	—	_	_	_	—	\checkmark						
RLCA [m]	Rotate lef	t through a	carry and p	place resu	It in the ad	cumulato	r					
Description	Data in the	e specified	l data men	nory and th	e carry fla	g are rota	ted 1 bit lef	t. Bit 7 repla	ces the			
		-		flag is rotantents of th				ated result is nged.	stored			
Operation	,		m].i:bit i ol	f the data r	memory (i	=0~6)						
	ACC.0 ← C ← [m].7											
Affected flag(s)	۰ (mj./											
,	то	PDF	OV	Z	AC	С]					
		_	_	_	_	√	-					
						, ,						
RR [m]	Rotate da	ita memor	Rotate data memory right The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.									
RR [m] Description				ata memo	ry are rota	ted 1 bit ri	ght with bit	0 rotated to	bit 7.			
	The conte	ents of the s	specified d	ata memo he data m	-		ght with bit	0 rotated to	bit 7.			
Description	The conte	ents of the s n].(i+1); [m	specified d		-		ght with bit	0 rotated to	bit 7.			
Description	The conte [m].i ← [n	ents of the s n].(i+1); [m	specified d		-		ght with bit	0 rotated to	bit 7.			
Description Operation	The conte [m].i ← [n	ents of the s n].(i+1); [m	specified d		-		ght with bit	0 rotated to	bit 7.			
Description Operation	The conte [m].i ← [n [m].7 ← [r	ents of the s n].(i+1); [m m].0	specified d	he data m	emory (i=	0~6)	ght with bit	0 rotated to	bit 7.			
Description Operation Affected flag(s)	The conte [m].i ← [n [m].7 ← [r 	ents of the s n].(i+1); [m m].0 PDF	OV	he data m Z	AC	0~6)	ght with bit	0 rotated to	bit 7.			
Description Operation	The conte [m].i \leftarrow [m].7 \leftarrow [r TO Rotate rig	ents of the s n].(i+1); [m m].0 PDF 	OV	he data m Z — n the accu	AC — mulator	C		0 rotated to				
Description Operation Affected flag(s)	The conte [m].i \leftarrow [m].7 \leftarrow [r TO 	ents of the s n].(i+1); [m m].0 PDF 	OV OV Ce result ind data mer	n the accu	AC — mulator ated 1 bit	C C right with			leaving			
Description Operation Affected flag(s)	The conte [m].i \leftarrow [m] [m].7 \leftarrow [r TO 	ents of the s n].(i+1); [m m].0 PDF ht and pla e specified d result in t - [m].(i+1);	OV OV ce result in data mer the accum	n the accu	AC AC — mulator ated 1 bit contents	C C right with of the data		d into bit 7, l	leaving			
Description Operation Affected flag(s) RRA [m] Description Operation	The conte [m].i \leftarrow [m].7 \leftarrow [r TO 	ents of the s n].(i+1); [m m].0 PDF ht and pla e specified d result in t - [m].(i+1);	OV OV ce result in data mer the accum	Le data more accuration of the accuration. The accurate of the accurat	AC AC — mulator ated 1 bit contents	C C right with of the data		d into bit 7, l	leaving			
Description Operation Affected flag(s) RRA [m] Description	The conter $[m].i \leftarrow [m]$ $[m].7 \leftarrow [r]$ TO — Rotate rig Data in th the rotater ACC.(i) ← ACC.7 ←	ents of the s n].(i+1); [m m].0 PDF ht and pla e specified d result in t - [m].(i+1); [m].0	OV OV ce result in d data mer the accum	E data more than the data more that accurs the accurs of the data and	AC — mulator ated 1 bit contents memory	C C — right with of the data (i=0~6)		d into bit 7, l	leaving			
Description Operation Affected flag(s) RRA [m] Description Operation	The conte [m].i \leftarrow [m] [m].7 \leftarrow [r TO 	ents of the s n].(i+1); [m m].0 PDF ht and pla e specified d result in t - [m].(i+1);	OV OV ce result in data mer the accum	Le data more accuration of the accuration. The accurate of the accurat	AC AC — mulator ated 1 bit contents	C C right with of the data		d into bit 7, l	leaving			
Description Operation Affected flag(s) RRA [m] Description Operation	The conter $[m].i \leftarrow [m]$ $[m].7 \leftarrow [r]$ TO — Rotate rig Data in th the rotater ACC.(i) ← ACC.7 ←	ents of the s n].(i+1); [m m].0 PDF ht and pla e specified d result in t - [m].(i+1); [m].0	OV OV ce result in d data mer the accum	E data more than the data more that accurs the accurs of the data and	AC — mulator ated 1 bit contents memory	C C — right with of the data (i=0~6)		d into bit 7, l	leaving			
Description Operation Affected flag(s) RRA [m] Description Operation Affected flag(s)	The conter [m].i \leftarrow [m] [m].7 \leftarrow [r TO — Rotate rig Data in th the rotater ACC.(i) \leftarrow ACC.7 \leftarrow TO —	ents of the s n].(i+1); [m m].0 PDF 	OV OV Ce result i data mer the accum [m].i:bit i	n the accu nory is rotaulator. The of the data	AC — mulator ated 1 bit contents memory	C C — right with of the data (i=0~6)		d into bit 7, l	leaving			
Description Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m]	The conter [m].i \leftarrow [m] [m].7 \leftarrow [r TO — Rotate rig Data in th the rotater ACC.(i) \leftarrow ACC.7 \leftarrow TO — Rotate da	ents of the s n].(i+1); [m m].0 PDF Ht and pla e specified d result in t - [m].(i+1); [m].0 PDF DF ta memory	OV OV Ce result in data mer the accum [, [m],i:bit i f	he data mo	AC Mulator ated 1 bit contents memory AC 	C C right with of the data (i=0~6) C	bit 0 rotate a memory r	d into bit 7, i emain uncha	leaving anged.			
Description Operation Affected flag(s) RRA [m] Description Operation Affected flag(s)	The conter [m].i \leftarrow [m] [m].7 \leftarrow [r TO — Rotate rig Data in th the rotater ACC.(i) \leftarrow ACC.7 \leftarrow TO — Rotate da The conter	ents of the s n].(i+1); [m m].0 PDF PDF ht and pla e specified d result in t - [m].(i+1); [m].0 PDF PDF ta memory ents of the	OV OV Ce result in data mer the accum [in].i:bit i OV	he data model in the accurrent of the data model is rotaulator. The of the data construction of the data construction of the data construction of the carry data memodel is the construction of the data memodel is the data memod	AC Mulator ated 1 bit contents memory AC hory and t	C C right with of the data (i=0~6) C C he carry f	bit 0 rotate a memory r	d into bit 7, l	leaving anged. ed 1 bit			
Description Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m]	The conter $[m].i \leftarrow [m]$ $[m].7 \leftarrow [n]$ TO $_$ Rotate rig Data in th the rotateric ACC.(i) ← ACC.7 ← TO $_$ Rotate da The conter right. Bit C	ents of the s n].(i+1); [m m].0 PDF Ht and pla e specified d result in t - [m].(i+1); [m].0 PDF Ht a memory ents of the b replaces	OV OV Ce result i d data mer the accum [m].i:bit i OV	he data model in the accurrent of the data model is rotaulator. The of the data construction of the data construction of the data construction of the carry data memodel is the construction of the data memodel is the data memod	AC A	C C right with of the data (i=0~6) C C he carry f	bit 0 rotate a memory r	d into bit 7, l emain uncha	leaving anged. ed 1 bit			
Description Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description	The conter $[m].i \leftarrow [m]$ $[m].7 \leftarrow [r]$ TO $_$ Rotate rig Data in th the rotater ACC.(i) ← ACC.7 ← TO $_$ Rotate da The conter right. Bit O $[m].i \leftarrow [m]$	ents of the s n].(i+1); [m m].0 PDF —— ht and pla e specified d result in t - [m].(i+1); [m].0 PDF —— ta memory ents of the D replaces n].(i+1); [m	OV OV Ce result i d data mer the accum [m].i:bit i OV	The data method at a method at	AC A	C C right with of the data (i=0~6) C C he carry f	bit 0 rotate a memory r	d into bit 7, l emain uncha	leaving anged. ed 1 bit			
Description Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description Operation	The conter $[m].i \leftarrow [m]$ $[m].7 \leftarrow [r]$ TO Rotate rig Data in th the rotater ACC.(i) ← ACC.7 ← TO Rotate da The conter right. Bit C $[m].i \leftarrow [m]$	ents of the s n].(i+1); [m m].0 PDF ————————————————————————————————————	OV OV Ce result i d data mer the accum [m].i:bit i OV	The data method at a method at	AC A	C C right with of the data (i=0~6) C C he carry f	bit 0 rotate a memory r	d into bit 7, l emain uncha	leaving anged. ed 1 bit			
Description Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description	The conter $[m].i \leftarrow [m]$ $[m].7 \leftarrow [r]$ TO - Rotate rig Data in th the rotater ACC.(i) \leftarrow ACC.7 \leftarrow TO - Rotate da The conter right. Bit C $[m].i \leftarrow [m]$ $[m].7 \leftarrow C$ C $\leftarrow [m].C$	ents of the s n].(i+1); [m m].0 PDF ht and pla e specified d result in t - [m].(i+1); [m].0 PDF ta memory ents of the preplaces n].(i+1); [m c)	OV OV Ce result it data mer the accum [i:bit i of t OV	Le data me Z n the accu mory is rot- ulator. The of the data Z data mem bit; the orig he data me	AC Mulator ated 1 bit contents memory AC Mory and t ginal carry emory (i=1)	C C right with of the data (i=0~6) C C he carry f r flag is ro D~6)	bit 0 rotate a memory r	d into bit 7, l emain uncha	leaving anged. ed 1 bit			
Description Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description Operation	The conter $[m].i \leftarrow [m]$ $[m].7 \leftarrow [r]$ TO $_$ Rotate rig Data in th the rotater ACC.(i) ← ACC.7 ← TO $_$ Rotate da The conter right. Bit O $[m].i \leftarrow [m]$	ents of the s n].(i+1); [m m].0 PDF ————————————————————————————————————	OV OV Ce result i d data mer the accum [m].i:bit i OV	The data method at a method at	AC A	C C right with of the data (i=0~6) C C he carry f	bit 0 rotate a memory r	d into bit 7, l emain uncha	leaving anged. ed 1 bit			



RRCA [m]	Rotate rig	ht through	carry and	place res	sult in the a	iccumula			
Description	the carry	bit and the	original ca	rry flag is	the carry fl rotated int of the dat	o the bit 7			
Operation	ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0								
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
			—		_	\checkmark			
SBC A,[m]	Subtract	data memo	ory and car	rry from th	ne accumu	lator			
Description			•		ory and the				
Operation	$ACC \leftarrow A$.CC+[m]+0	2						
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
		_	\checkmark	\checkmark	\checkmark	\checkmark			
SBCM A,[m]	Subtract	data memo	ory and ca	rry from th	ne accumu	lator			
Description	The conte	ents of the	specified of	data mem	ory and the	e comple			
Operation	[m] ← AC			0					
Affected flag(s)									
Affected flag(s)	ТО	PDF	OV	Z	AC	С			
Affected flag(s)	TO	PDF	OV √	Z √	AC √	C √			
Affected flag(s)				\checkmark	-				
	Skip if de The conte instruction instruction	crement da ents of the s n is skippe n execution	√ ata memor specified d d. If the res n, is discare	√ ry is 0 ata memo sult is 0, th ded and a	-	√ remented g instruct cle is rep			
SDZ [m]	Skip if de The conte instruction instruction tion (2 cy	crement da ents of the s n is skippe n execution cles). Othe	√ ata memor specified d d. If the res n, is discare	√ ry is 0 ata memo sult is 0, th ded and a ceed with	√ ory are dect ne following dummy cy	√ remented g instruct cle is rep			
SDZ [m] Description	Skip if de The conte instruction instruction tion (2 cy	crement da ents of the s n is skippe n execution cles). Othe	√ ata memor specified d d. If the res n, is discard erwise proc	√ ry is 0 ata memo sult is 0, th ded and a ceed with	√ ory are dect ne following dummy cy	√ remented g instruct cle is rep			
SDZ [m] Description	Skip if de The conte instruction instruction tion (2 cy	crement da ents of the s n is skippe n execution cles). Othe	√ ata memor specified d d. If the res n, is discard erwise proc	√ ry is 0 ata memo sult is 0, th ded and a ceed with	√ ory are dect ne following dummy cy	√ remented g instruct cle is rep			
SDZ [m] Description	Skip if de The conte instruction instruction tion (2 cyc Skip if ([m	crement da ents of the s n is skippe n execution cles). Othe n]–1)=0, [n	√ ata memor specified d d. If the res n, is discard erwise proc n] ← ([m]– ²	√ y is 0 ata memo sult is 0, th ded and a ceed with 1)	√ ory are decr ne following dummy cy the next in	√ g instruct cle is rep struction			
SDZ [m] Description	Skip if de The conte instruction instruction tion (2 cyc Skip if ([m TO	crement dates of the sents of the sents of the sent of the secution cles). Other of the secution of the secuti	√ ata memor specified d d. If the res n, is discare erwise proc n] ← ([m]– ⁻ OV	√ y is 0 ata memo sult is 0, th ded and a ceed with 1) Z	√ ory are decr ne following dummy cy the next in	√ remented g instruct cle is rep struction C			
SDZ [m] Description Operation Affected flag(s)	Skip if de The conte instruction instruction tion (2 cyd Skip if ([m TO Decremen The conte instruction unchange execution	crement da ents of the s n is skippe n execution cles). Other n]-1)=0, [m PDF PDF mt data me ents of the s n is skippe ed. If the re n is discare	√ ata memor specified d d. If the res n, is discard erwise proc $n] \leftarrow ([m] - 1$ OV emory and specified d d. The resu sult is 0, th ded and a	√ y is 0 ata memor sult is 0, th ded and a ceed with 1) Z place resu ata memor ult is store e following dummy cy	√ bry are decident of the following dummy cy the next in AC	veremented g instruct cle is rep struction C C Skip if 0 remented cumulatoo n, fetche aced to g			
SDZ [m] Description Operation Affected flag(s)	Skip if de The conte instruction tion (2 cyc Skip if ([m TO Decrement The conte instruction unchange execution cles). Oth	crement data me ents of the sent sof the sent sof the sent sof the sent sof the sent sent sent sent sent sent sent sen	√ ata memor specified d d. If the res n, is discard erwise proc $n] \leftarrow ([m] - 1$ OV emory and specified d d. The resu sult is 0, th ded and a	√ y is 0 ata memory sult is 0, the ded and a ceed with 1) Z place result ata memory ata memory ult is store e following dummy cy the next i	√ ory are deci ne following dummy cy the next in AC AC ult in ACC, ory are deci d in the acc g instructio vcle is repla	veremented g instruct cle is rep struction C C Skip if 0 remented cumulatoo n, fetche aced to g			
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	Skip if de The conte instruction tion (2 cyc Skip if ([m TO Decrement The conte instruction unchange execution cles). Oth	crement data me ents of the sent sof the sent sof the sent sof the sent sof the sent sent sent sent sent sent sent sen	 ata memor specified d d. If the res rwise proc arwise proc rmise proc $rmise procrmise proc rmise procrmise procrmise proc rmise proc rmise procrmise proc rmise proc rmise proc rmise procrmise proc rmise pr$	√ y is 0 ata memory sult is 0, the ded and a ceed with 1) Z place result ata memory ata memory ult is store e following dummy cy the next i	√ ory are deci ne following dummy cy the next in AC AC ult in ACC, ory are deci d in the acc g instructio vcle is repla	veremented g instruct cle is rep struction C C Skip if 0 remented cumulatoo n, fetche aced to g			
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	Skip if de The conte instruction tion (2 cyc Skip if ([m TO Decrement The conte instruction unchange execution cles). Oth	crement data me ents of the sent sof the sent sof the sent sof the sent sof the sent sent sent sent sent sent sent sen	 ata memor specified d d. If the res rwise proc arwise proc rmise proc $rmise procrmise proc rmise procrmise procrmise proc rmise proc rmise procrmise proc rmise proc rmise proc rmise procrmise proc rmise pr$	√ y is 0 ata memory sult is 0, the ded and a ceed with 1) Z place result ata memory ata memory ult is store e following dummy cy the next i	√ ory are deci ne following dummy cy the next in AC AC ult in ACC, ory are deci d in the acc g instructio vcle is repla	veremented g instruct cle is rep struction C C Skip if 0 remented cumulatoo n, fetche aced to g			



SET [m]	Set data	memory					
Description	Each bit o	of the spec	ified data	memory is	set to 1.		
Operation	[m] ← FF	н					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	_	_		_	
SET [m]. i	Set bit of	data mem	ory				
Description	Bit i of the	e specified	data men	nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							1
	то	PDF	OV	Z	AC	С	
		_				_	
	<u></u>						
SIZ [m]	•	rement da		•			
Description	lowing in: dummy c	struction, 1	fetched du laced to ge	iring the c	urrent inst	truction ex	by 1. If the result is 0, the fol- accution, is discarded and a les). Otherwise proceed with
Operation	Skip if ([n	n]+1)=0, [n	n] ← ([m]+	1)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
						_	
SIZA [m]	Incremen	t data mer	morv and r	blace resul	t in ACC.	skip if 0	
Description	The content instruction mains une struction	ents of the n is skippe changed. I execution	specified c ed and the f the result , is discar	data memo e result is s t is 0, the fo rded and	ory are incr stored in t ollowing in a dummy	emented b he accum struction, f cycle is	by 1. If the result is 0, the next ulator. The data memory re- fetched during the current in- replaced to get the proper action (1 cycle).
Operation	Skip if ([n	n]+1)=0, A	CC ← ([m]]+1)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		1			1	1	I
SNZ [m].i		i of the da	-				
Description	memory i is discard	s not 0, the	e following lummy cyc	instruction le is replac	n, fetched o ced to get t	during the o	n is skipped. If bit i of the data current instruction execution, instruction (2 cycles). Other-
Operation	Skip if [m].i≠0					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
	_	_	_	_			



SUB A,[m]	Subtract	data mem	ory from th	e accumu	lator	
Description		ified data r he accum		subtracted	from the c	ontents o
Operation	$ACC \leftarrow A$	ACC+[m]+1	I			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_		\checkmark	\checkmark	
SUBM A,[m]	Subtract	data mem	orv from th	e accumu	lator	
Description	The spec	ified data r he data m	nemory is			ontents o
Operation	[m] ← AC	C+[m]+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			\checkmark	\checkmark	\checkmark	
SUB A,x	Subtract	immediate	data from	the accur	nulator	
Description		ediate data				rted from
Description		ng the resu				
Operation	$ACC \leftarrow A$	ACC+x+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			\checkmark	√	\checkmark	
SWAP [m]	Swap nib	bles withir	i the data i	memory		
Description		order and I		-	the specifi	ied data r
·		interchang	-		·	
Operation	[m].3~[m]	.0 ↔ [m].7	′~[m].4			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
SWAPA [m]	Swan dat	ta memory	and place	result in t	he accumi	ilator
Description		order and h				
Description		sult to the	-			
Operation	ACC.3~A	.CC.0 ← [r	n].7~[m].4			
	ACC.7~A	.CC.4 ← [r	n].3~[m].0			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				_		
	L	1	1	1		



SZ [m]	Skip if data memory is 0								
Description	If the contents of the specified data memory are 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).								
Operation	Skip if [m]=0							
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
		_	_						
SZA [m]		a memory							
Description	0, the foll and a dur	owing instr	uction, fet s replaced	ched durir to get the	ng the curr	rent instru	accumulator. If the contents is ction execution, is discarded 2 cycles). Otherwise proceed		
Operation	Skip if [m]=0							
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
		—	—		—	_			
	<u></u>								
SZ [m].i		i of the dat	-		o followin	a in structio	an fatabad during the ourrant		
Description		•		•		-	on, fetched during the current aced to get the proper instruc-		
	tion (2 cy	cles). Othe	rwise proc	ceed with t	he next in	struction (1 cycle).		
Operation	Skip if [m].i=0							
Affected flag(s)							1		
	то	PDF	OV	Z	AC	С	_		
	—				—				
TABRDC [m]	Move the	ROM code	(current	nage) to T	BIH and d	tata memu			
Description			•				able pointer (TBLP) is moved		
							o TBLH directly.		
Operation	[m] ← R0	DM code (lo	ow byte)						
	$TBLH \leftarrow$	ROM code	(high byte	e)					
Affected flag(s)							1		
	ТО	PDF	OV	Z	AC	С			
		_	—		—				
TABRDL [m]	Movo tho	ROM code	last pag	a) to TRL	- and data	momony			
Description				,			e pointer (TBLP) is moved to		
Description		memory an				•	,		
Operation	[m] ← R0	DM code (lo	ow byte)						
	$TBLH \leftarrow$	ROM code	(high byte	e)					
Affected flag(s)							1		
	то	PDF	OV	Z	AC	С			



XOR A,[m]	Logical XOR accumulator with data memory							
Description	Data in the accumulator and the indicated data memory perform a bitwise logical E sive_OR operation and the result is stored in the accumulator.							
Operation	$ACC \leftarrow ACC "XOR" [m]$							
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_					_		
XORM A,[m]	Logical X	OR data m	nemory wit	h the accu	imulator			
Description			d data me The result	5		•		
Operation	[m] ← AC	C "XOR"	[m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_			\checkmark				
XOR A,x	Logical X	OR immed	liate data t	o the accu	ımulator			
Description			ator and th s stored in					
Operation	$ACC \leftarrow A$	CC "XOR	″ x					
Affected flag(s)								
	то	PDF	OV	Z				


 $\sqrt{}$


Rev. 1.90



Package Information

28-pin SOP (300mil) Outline Dimensions








Symbol	Dimensions in mil							
Symbol	Min.	Nom.	Max.					
A	394		419					
В	290		300					
С	14		20					
C′	697		713					
D	92		104					
E		50	—					
F	4		—					
G	32		38					
Н	4	_	12					
α	0°		10°					



32-pin SOP (450mil) Outline Dimensions






Symbol	Dimensions in mil		
Symbol	Min.	Nom.	Max.
А	543	—	557
В	440	_	450
С	14		20
C′	_		817
D	100		112
E	_	50	_
F	4		_
G	32		38
Н	4		12
α	0°		10°




44-pin QFP (10×10) Outline Dimensions



Cumula al	Symbol		
Symbol	Min.	Nom.	Max.
A	13		13.4
В	9.9	_	10.1
С	13	_	13.4
D	9.9		10.1
E	_	0.8	
F		0.3	
G	1.9		2.2
н			2.7
I	0.25		0.5
J	0.73		0.93
К	0.1		0.2
L	_	0.1	
α	0°	—	7 °



100-pin QFP (14×20) Outline Dimensions




Cymhol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	18.50		19.20
В	13.90		14.10
С	24.50		25.20
D	19.90		20.10
E	_	0.65	
F	_	0.30	—
G	2.50		3.10
н	_		3.40
I	_	0.10	
J	1	_	1.40
К	0.10		0.20
α	0°		7 °



Product Tape and Reel Specifications

Reel Dimensions



SOP 28W (300mil)


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2

SOP 32W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
с	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.8+0.3 0.2
T2	Reel Thickness	38.2+0.2




Carrier Tape Dimensions



SOP 28W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.85±0.1
В0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3





SOP 32W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0+0.3 0.1
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	1.55+0.1
D1	Cavity Hole Diameter	2.0+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	14.7±0.1
В0	Cavity Width	20.9±0.1
K1	Cavity Depth	3.0±0.1
K2	Cavity Depth	3.4±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 86-21-6485-5560 Fax: 86-21-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752 Fax: 86-10-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 86-28-6653-6590 Fax: 86-28-6653-6591

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2007 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.