

HT27LC4096 CMOS 256K×16-Bit OTP EPROM

Features

- Operating voltage: +3.3V
- Programming voltage
 - V_{PP}=12.5V±0.2V
 - V_{CC} =6.0V±0.2V
- High-reliability CMOS technology
- Latch-up immunity to 100mA from -1.0V to V_{CC} +1.0V
- CMOS and TTL compatible I/O
- Low power consumption
 Active: 15mA max.
 - Standby: 1µA typ.

- 256K×16-bits organization
- Fast read access time: 90ns
- Fast programming algorithm
- Programming time 75µs typ.
- Two line controls (\overline{OE} and \overline{CE})
- Standard product identification code
- Commercial temperature range (0°C to +70°C)
- 40-pin plastic DIP package 44-pin PLCC package

General Description

The HT27LC4096 chip family is a low-power, 4096K (4,194,304) bits, +3.3V electrically one-time programmable (OTP) read-only memories (EPROM). Organized into 256K words with 16 bits per word, it features a fast single address location programming, typically at 75µs per word. Any word can be accessed in less than 90ns with respect to spec. This eliminates the need for WAIT states in high-performance microprocessor systems. The HT27LC4096 has separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls which eliminate bus contention issues.

Block Diagram





Pin Assignment

| | · · · · · | |
|----------|-----------|--|
| VPP [] 1 | 40 □ VCC | |
| | 39 🗖 A17 | |
| DQ15 🗖 3 | 38 🗖 A16 | |
| DQ14 🗖 4 | 37 🗖 A15 | |
| DQ13 🗖 5 | 36 🗖 A14 | DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD |
| DQ12 🗖 6 | 35 🗖 A13 | |
| DQ11 🗖 7 | 34 🗖 A12 | 6 5 4 3 2 1 44 43 42 41 40 |
| | 33 🗖 A11 | DQ12 ∐7 • 39 ∐ A13 |
| | 32 🗖 A10 | DQ11 8 38 A12 |
| | 31 🗖 A9 | DQ10 🗍 9 37 🗌 A11 |
| | 30 🗆 VSS | DQ9 10 36 A10 |
| | | DQ8 11 35 A9 |
| DQ7 🗖 12 | 29 🗖 A8 | VSS ∏12 HT27LC4096 34 UVSS |
| DQ6 🗖 13 | 28 🗖 A7 | |
| DQ5 🗖 14 | 27 🗖 A6 | |
| DQ4 🗖 15 | 26 🗖 A5 | DQ7 14 32 A8 |
| DQ3 🗖 16 | 25 🗖 A4 | DQ6 [] 15 31 [] A7 |
| | 24 A3 | DQ5 16 30 A6 |
| | | DQ4 17 29 A5 |
| DQ1 18 | 23 🗌 A2 | |
| DQ0 🗖 19 | 22 🗖 A1 | |
| | 21 🗖 A0 | |
| | C4096 | |
| | | |

-40 DIP-A

Pin Description

| Pin Name | I/O/P | Description |
|----------|-------|-------------------------------|
| VPP | Р | Program voltage supply |
| CE | I | Chip enable |
| DQ0~DQ15 | I/O | Data inputs/outputs |
| VSS | | Negative power supply, ground |
| ŌE | I | Output enable |
| A0~A17 | I | Address inputs |
| VCC | | Positive power supply |

Absolute Maximum Rating

| Operation Temperature Commercial | 0°C to +70°C |
|---|-------------------------------|
| Storage Temperature | –65°C to 125 °C |
| Applied V_{CC} Voltage with Respect to VSS | 0.6V to 7.0V |
| Applied Voltage on Input Pin with Respect to VSS | 0.6V to 7.0V |
| Applied Voltage on Output Pin with Respect to VSS | 0.6V to V _{CC} +0.5V |
| Applied Voltage on A9 Pin with Respect to VSS | –0.6V to 13.5V |
| Applied V _{PP} Voltage with Respect to VSS | –0.6V to 13.5V |
| Applied READ Voltage (Functionality is guaranteed between these limits) | +3.0V to +3.6V |

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

| Complex. | Demonster | | Test Conditions | Min | T | Maria | 11 | |
|------------------|--------------------------|------|---|--------------------|----------|----------------------|------|--|
| Symbol | Parameter | Vcc | Conditions | — Min. | Тур. | Max. | Unit | |
| Read ope | ration | | | | | | | |
| V _{OH} | Output High Level | 3.3V | I _{OH} =-0.4mA | 2.4 | _ | _ | V | |
| V _{OL} | Output Low Level | 3.3V | I _{OL} =2.1mA | | _ | 0.45 | V | |
| VIH | Input High Level | 3.3V | | 2 | _ | V _{CC} +0.5 | V | |
| VIL | Input Low Level | 3.3V | | -0.3 | _ | 0.8 | V | |
| ILI | Input Leakage Current | 3.3V | V _{IN} =0 to 3.6V | -5 | _ | 5 | μA | |
| ILO | Output Leakage Current | 3.3V | V _{OUT} =0 to 3.6V | -10 | _ | 10 | μA | |
| I _{CC} | VCC Active Current | 3.3V | CE=V _{IL} , f=5MHz, I _{OUT} =0mA | _ | _ | 15 | mA | |
| I _{SB1} | Standby Current (CMOS) | 3.3V | CE=V _{CC} ±0.3V | | 1 | 10 | μA | |
| I _{SB2} | Standby Current (TTL) | 3.3V | CE=V _{IH} | | _ | 0.6 | mA | |
| I _{PP} | VPP Read/Standby Current | 3.3V | $\overline{CE} = \overline{OE} = V_{IL},$ $V_{PP} = V_{CC}$ | _ | _ | 100 | μA | |
| Program | ning operation | | | | • | | | |
| V _{OH} | Output High Level | 6V | I _{OH} =-0.4mA | 2.4 | _ | _ | V | |
| V _{OL} | Output Low Level | 6V | I _{OL} =2.1mA | | _ | 0.45 | V | |
| VIH | Input High Level | 6V | | 0.7V _{CC} | _ | V _{CC} +0.5 | V | |
| VIL | Input Low Level | 6V | | -0.5 | _ | 0.8 | V | |
| ILI | Input Load Current | 6V | V _{IN} =V _{IL} , V _{IH} | | _ | 5 | μA | |
| V _H | A9 Product ID Voltage | 6V | | 11.5 | _ | 12.5 | V | |
| Icc | VCC Supply Current | 6V | | _ | _ | 40 | mA | |
| I _{PP} | VPP Supply Current | 6V | CE=V _{IL} | | _ | 10 | mA | |
| Capacitar | nce | | | | | | | |
| C _{IN} | Input Capacitance | 3.3V | V _{IN} =0V | | 8 | 12 | pF | |
| C _{OUT} | Output Capacitance | 3.3V | V _{OUT} =0V | | 8 | 12 | pF | |
| C _{VPP} | VPP Capacitance | 3.3V | V _{PP} =0V | _ | 18 | 25 | pF | |

A.C. Characteristics

Ta=+25°C±5°C

| Symbol | Parameter | Te | st Conditions | Min. | Turn | Max. | Unit |
|------------------|---|------|-----------------------|------|------|------|------|
| | Farameter | Vcc | Conditions | | Тур. | | |
| Read oper | ation | | | | | | |
| t _{ACC} | Address to Output Delay | | CE=OE=V _{IL} | _ | | 90 | ns |
| t_{CE} | Chip Enable to Output Delay | 3.3V | OE=VIL | | | 90 | ns |
| t _{OE} | Output Enable to Output Delay | | CE=VIL | | | 35 | ns |
| t _{DF} | CE or OE High to Output Float, Whichever Occurred First | | | | | 30 | ns |
| tон | Output Hold from Address, \overline{CE} or \overline{OE} , Whichever Occurred First | | | 0 | | | ns |

| Symbol | Demonster | Tes | st Conditions | Min | Turn | Max | l lucit | |
|-----------------------|--|-----|---------------|------|------|------|---------|--|
| Symbol | Parameter | Vcc | Conditions | Min. | Тур. | Max. | Unit | |
| Programming operation | | | | | | | | |
| t _{AS} | Address Setup Time | 6V | — | 2 | _ | | μs | |
| t _{OES} | OE Setup Time | 6V | _ | 2 | _ | | μs | |
| t _{DS} | Data Setup Time | 6V | _ | 2 | _ | | μs | |
| t _{AH} | Address Hold Time | | _ | 0 | _ | | μs | |
| t _{DH} | Data Hold Time | | _ | 2 | _ | _ | μs | |
| t _{DFP} | Output Enable to Output Float Delay | | | 0 | _ | 130 | ns | |
| t _{VPS} | VPP Setup Time | | _ | 2 | _ | _ | μs | |
| t _{PW} | CE Program Pulse Width | 6V | _ | 30 | 75 | 105 | μs | |
| t _{VCS} | VCC Setup Time | | _ | 2 | _ | | μs | |
| t _{CES} | CE Setup Time | | _ | 2 | _ | _ | μs | |
| t _{OE} | Data Valid from OE | | _ | _ | _ | 150 | ns | |
| t _{PRT} | VPP Pulse Rise Time During Programming | 6V | _ | 2 | _ | _ | μs | |

Test waveforms and measurements

IOLTEK



t_R, t_F< 20ns (10% to 90%)

Output test load



Note: C_L=100pF including jig capacitance.

Functional Description

Programming of the HT27LC4096

When the HT27LC4096 is delivered, the chip has all 4096K bits in the "ONE", or HIGH state. "ZEROs" are loaded into the HT27LC4096 through programming.

The programming mode is entered when 12.5±0.2V is applied to the VPP pin, \overline{OE} is at V_{IH}, and \overline{CE} is V_{IL}. For programming, the data to be programmed is applied with 16 bits in parallel to the data pins.

The programming flowchart in Figure 3 shows the fast interactive programming algorithm. The interactive algorithm reduces programming time by using $30\mu s$ to $105\mu s$ programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data is not verified, additional pulses are given until it is verified or until the maximum number of pulses is reached while sequencing through each address of the HT27LC4096. This process is repeated while se-

quencing through each address of the HT27LC4096. This part of the programming algorithm is done at =6.0V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. This ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is read at $V_{CC}=V_{PP}=3.3\pm0.3V$ to verify the entire memory.

Program inhibit mode

Programming of multiple HT27LC4096 in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for \overline{CE} , all like inputs of the parallel HT27LC4096 may be common. A TTL low-level program pulse applied to an HT27LC4096 \overline{CE} input with Vpp=12.5±0.2V, and \overline{OE} HIGH will program that HT27LC4096. A high-level \overline{CE} input inhibits the HT27LC4096 from being programmed.



Program verify mode

Verification should be performed on the programmed bits to determine whether they were correctly programmed. The verification should be performed with $\overline{\text{OE}}$ at V_{IL}, and $\overline{\text{CE}}$ at V_{IH}, and VPP at its programming voltage.

Auto product identification

The Auto Product Identification mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and the type. This mode is intended for programming to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}C\pm5^{\circ}C$ ambient temperature range that is required when programming the HT27LC4096.

To activate this mode, the programming equipment must force $12.0\pm0.5V$ on the address line A9 of the HT27LC4096. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH} , when $A1{=}V_{IH}$. All other address lines must be held at V_{IH} during Auto Product Identification mode.

Byte 0 (A0=V_{IL}) represents the manufacturer code, and byte 1 (A0=V_{IH}), the device code. For HT27LC4096, these two identifier bytes are given in the Operation mode truth table. When A1=V_{IL}, the HT27LC4096 will read out the binary code of 7F, continuation code, to signify the unavailability of manufacturer ID codes.

Read mode

The HT27LC4096 has two control functions, both of which must be logically satisfied in order to obtain data at outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs (t_{OE}) after the falling edge of $\overline{\text{OE}}$, assuming the $\overline{\text{CE}}$ has been LOW and addresses have been stable for at least t_{ACC}-t_{OE}.

Standby mode

The HT27LC4096 has CMOS standby mode which reduces the maximum V_{CC} current to 10µA. It is placed in CMOS standby when \overline{CE} is at V_{CC}±0.3V. The HT27LC4096 also has a TTL-standby mode which reduces the maximum V_{CC} current to 0.6mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Two-line output control function

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- · Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\mathsf{CE}}$ be decoded and used as the primary device-selection function, while $\overline{\mathsf{OE}}$ be made a common connection to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System considerations

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between VCC and VPP to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7μ F bulk electrolytic capacitor should be used between VCC and VPP for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.



Operation mode truth table

All the operation modes are shown in the table following.

| Mode | CE | OE | A0 | A1 | A9 | VPP | Output |
|-----------------------|-------------------|-----|-----|-----|--------------------|-----------------|------------------|
| Read | VIL | VIL | Х | Х | Х | V _{CC} | Dout |
| Output Disable | VIL | VIH | Х | Х | Х | V _{CC} | High Z |
| Standby (TTL) | VIH | X | X | X | X | V _{CC} | High Z |
| Standby (CMOS) | $V_{CC} \pm 0.3V$ | X | X | X | X | V _{CC} | High Z |
| Program | VIL | VIH | Х | Х | Х | V _{PP} | D _{IN} |
| Program Verify | Х | VIL | Х | Х | Х | V _{PP} | D _{OUT} |
| Product Inhibit | VIH | X | X | Х | Х | V _{PP} | High Z |
| Manufacturer Code (3) | VIL | VIL | VIL | VIH | V _H (1) | V _{CC} | 1C |
| Device Type Code (3) | VIL | VIL | VIH | VIH | V _H (1) | V _{CC} | 05 |

Note: (1) V_{H} = 12.0V \pm 0.5V

(2) X=Either V_{IH} or V_{IL}

(3) For Manufacturer Code and Device Code, A1=V_{IH}, When A1=V_{IL}, both codes will read 7F

Product Identification Code

| Code | Pins | | | | | | | | | Hex | |
|--------------|------|----|-----|-----|-----|-----|-----|-----|-----|-----|------|
| Code | A0 | A1 | DQ7 | DQ6 | DQ5 | DQ4 | DQ3 | DQ2 | DQ1 | DQ0 | Data |
| Manufacturer | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1C |
| Device Type | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 05 |
| Continuation | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 7F |
| | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 7F |



Figure 1. A.C. waveforms for read operation





Figure 2. Programming waveforms









Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Semiconductor, Inc. 48531 Warm Springs Boulevard, Suite 413, Fremont, CA 94539 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2002 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.