

I/O Type 8-Bit MTP MCU With EEPROM

Technical Document

- Tools Information
- FAQs
- <u>Application Note</u>
 - HA0086E HT48E MCU Series Using Assembly Language to Write to the 1K EEPROM Data Memory
 - HA0087E HT48E MCU Series Using C Language to Write to the 1K EEPROM Data Memory
 - HA0088E HT48E MCU Series Using Assembly Language to Write to the 2K EEPROM Data Memory
 - HA0089E HT48E MCU Series Using C Language to Write to the 2K EEPROM Data Memory

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- Low voltage reset function
- 56 bidirectional I/O lines (max.)
- 1 interrupt input shared with an I/O line
- 2×16-bit programmable timer/event counter with overflow interrupt
- On-chip crystal and RC oscillator
- Watchdog Timer
- 1,000 erase/write cycles MTP program memory
- 8192×16 program memory ROM (MTP)
- 256×8 data memory EEPROM
- 224×8 data memory RAM

HALT function and wake-up feature reduce power consumption 16-level subroutine nesting

- Up to 0.5 μ s instruction cycle with 8MHz system clock at V_{DD}=5V
- Bit manipulation instruction
- 16-bit table read instruction
- 63 powerful instructions
- 10⁶ erase/write cycles EEPROM data memory
- EEPROM data retention > 10 years
- · All instructions in one or two machine cycles
- In system programming (ISP)
- 48-pin SSOP, 64-pin QFP package


General Description

The HT48E70 is an 8-bit high performance, RISC architecture microcontroller device specifically designed for multiple I/O control product applications.

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, HALT and wake-up functions, watchdog timer, buzzer driver, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.



Block Diagram





Pin Assignment

0			
PB5 🗆 1	48 🗆 PB6	P P P P P P P P P P P P P P P P P P P	PA6
РВ4 🗖 2	47 🗆 РВ7	× × × × × × × × × × × × × × × × × × ×	б б
РАЗ 🗖 З	46 🗆 PA4	64 63 62 61 60 59 58 57 56 55 54 53	52
PA2 🗖 4	45 🗆 PA5	PA1 🗌 1 🎍	51 🗌 PA7
PA1 🗖 5	44 🗖 PA6	PA0 2	50 🗌 PF0
PA0 🗖 6	43 🗆 PA7	PE7 [] 3	49 🗌 PF1
РВЗ 🗖 7	42 🗆 PF0	PE6 [] 4	48 🗌 PF2
РВ2 🗆 8	41 🗆 PF1	PE5 🗌 5	47 🗌 PF3
PB1/BZ 🗖 9	40 🗆 PF2	PE4 [] 6	46 🗌 OSC2
PB0/BZ 🗖 10	39 🗆 PF3	РВЗ 🗌 7	45 🗌 OSC1
PE3 🗖 11	38 🗆 OSC2	PB2 [] 8	44 🗌 PF4
PE2 🗖 12	37 🗆 OSC1	PB1/BZ 9 HT48E70	43 🗌 PF5
PE1 🗖 13	36 🗆 VDD	PB0/BZ 10 - 64 QFP-A	42 🗌 PF6
PE0 🗖 14	35 🗆 RES	PE3 [] 11	41 🗌 PF7
PD7 🗖 15	34 🗖 TMR1	PE2 [] 12	40 VDD
PD6 🗖 16	33 🗆 PD3	PE1 [] 13	39 RES
PD5 🗖 17	32 🗆 PD2	PE0 [] 14	38 TMR1
PD4 🗖 18	31 🗖 PD1	PD7 [15	37 🗌 PD3
VSS 🗖 19	30 🗆 PD0	PD6 [] 16	36 🗌 PD2
	29 🗆 PC7	PD5 🗌 17	35 PD1
TMR0 🗖 21	28 🗆 PC6	PD4 _ 18	34 🗌 PD0
PC0 🗖 22	27 🗖 PC5	VSS [] 19	33 PC7
PC1 🗆 23	26 🗆 PC4		
PC2 🗖 24	25 🗆 PC3	PC3 PC3 PC3 PC3 PC3 PC3 PC3 PC3 PC3 PC3	PC6
HT4	 8E70	ΰ4ΰά-οῶά-ο̈ς" ο	Ø
- 48 SS			

Pin Description

Pin Name	I/O	Options	Description
PA0~PA7	I/O	Wake-up Pull-high* CMOS or Schmitt Input	Bidirectional 8-bit input/output port. Each pin can be configured as a wake-up input by options. Software instructions determine if the pin is a CMOS output or Schmitt trigger input or CMOS input with or without pull-high resistor (by options).
PB0/BZ PB1/BZ PB2~PB7	I/O	Pull-high* PB0 or BZ PB1 or BZ	Bidirectional 8-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). The PB0 and PB1 are pin-shared with BZ and $\overline{\text{BZ}}$ respectively. Once the PB0 or PB1 is selected as buzzer driving output, the output signals come from an internal PFD generator (shared with timer/event counter).
PC0~PC7	I/O	Pull-high*	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input (pull-high depends on options).
PD0~PD7	I/O	Pull-high*	Bidirectional 8-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input (pull-high depends on options).
PE0~PE7	I/O	Pull-high*	Bidirectional 8-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input (pull-high depends on options).
PF0~PF7	I/O	Pull-high*	Bidirectional 8-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input (pull-high depends on options).
PG0~PG7	I/O	Pull-high*	Bidirectional 8-bit input/output port. Software instructions determine if the pin is a CMOS output or Schmitt trigger input (pull-high depends on options).
INT	I		External interrupt Schmitt trigger without pull-high resistor. Edge trigger is activated during high to low transition.
TMR0	I		Schmitt trigger input for Timer/Event Counter 0



Pin Name	I/O	Options	Description
TMR1	I	_	Schmitt trigger input for Timer/Event Counter 1
RES	I		Schmitt trigger reset input, active low.
VSS			Negative power supply, ground
VDD			Positive power supply
OSC1 OSC2	 0	Crystal or RC	OSC1 and OSC2 are connected to an RC network. For RC operation, OSC2 is an output terminal for 1/4 system clock.

Note: * The pull-high resistors of each I/O port (PA, PB, PC, PD, PE, PF, PG) are controlled by options.

CMOS or Schmitt trigger option of port A is controlled by an option.

Absolute Maximum Ratings

Supply Voltage	V_{SS} –0.3V to V _{SS} +6.0V
Input Voltage	V_{SS} –0.3V to V _{DD} +0.3V
I _{OL} Total	150mA
Total Power Dissipation	500mW

Storage Temperature	–50°C to 125°C
Operating Temperature	–40°C to 85°C
I _{OH} Total	–100mA

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Т

Г

Ta=25°C

Symphol	Parameter		Test Conditions	Min.	True	Max	Unit	
Symbol	i arameter		Conditions		Тур.	Max.	Onit	
M			f _{SYS} =4MHz	2.2	_	5.5	V	
V _{DD}	Operating Voltage	_	f _{SYS} =8MHz	3.3	_	5.5	V	
1	On another a Course of (Course of Coco)	3V	No load, f _{SYS} =4MHz	_	1	2	mA	
I _{DD1}	Operating Current (Crystal OSC)	5V	NO IOAU, ISYS-4IVINZ	_	3	5	mA	
1	Operating Current (BC OSC)	3V	No load, f _{SYS} =4MHz	_	1	2	mA	
I _{DD2}	Operating Current (RC OSC)	5V	NO IOAU, ISYS-4IVINZ	_	2.5	4	mA	
I _{DD3}	Operating Current (Crystal OSC, RC OSC)	5V	No load, f _{SYS} =8MHz		4	8	mA	
I						5	μA	
I _{STB1}	Standby Current (WDT Enabled)	5V	No load*, system HALT	_		10	μΑ	
I _{STB2}	Standby Current (WDT Disabled)	3V	No load*, system HALT			1	μA	
'STB2	Standby Current (WDT Disabled)	5V	NO IOAU, SYSTEM HALT	_		2	μA	
V _{IL1}	Input Low Voltage for I/O Ports	_		0		$0.3V_{DD}$	V	
V _{IH1}	Input High Voltage for I/O Ports	_		0.7V _{DD}	_	V _{DD}	V	
V _{IL2}	Input Low Voltage (RES)	_		0		$0.4V_{DD}$	V	
V _{IH2}	Input High Voltage (RES)	—		$0.9V_{DD}$		V _{DD}	V	
V _{LVR}	Low Voltage Reset	_	LVR enabled	2.7	3.0	3.3	V	
1	1/0 Part Sink Current	3V	V _{OL} =0.1V _{DD}	4	8	_	mA	
I _{OL}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20	_	mA	



Sumbal	Parameter		Test Conditions	Min.	Tran	Max.	Unit
Symbol	Falameter	V_{DD}	Conditions	WIIII.	Тур.	Wax.	Unit
lau	1/O Port Source Current	3V	V _{OH} =0.9V _{DD}	-2	-4		mA
I _{ОН}	I/O Port Source Current		V _{OH} =0.9V _{DD}	-5	-10	_	mA
D	Dull bish Desister as	3V		20	60	100	kΩ
R _{PH}	H Pull-high Resistance			10	30	50	kΩ

Note: $^{\prime\prime\prime\prime\prime}$ All tests are conducted with the I/O pins setup as outputs and set to a low value.

A.C. Characteristics

Ta=25°C

Complete L	Demonstern		Test Conditions	Min.	T	Mari	Unit	
Symbol	Parameter	V_{DD}	Conditions	win.	Тур.	Max.	Unit	
¢	Sustan Olask (Orietal OSO)	_	2.2V~5.5V	400	_	4000	kHz	
f _{SYS1}	System Clock (Crystal OSC)	_	3.3V~5.5V	400	_	8000	kHz	
¢	Sustan Clask (DC OCC)	_	2.2V~5.5V	400	_	4000	kHz	
f _{SYS2}	S2 System Clock (RC OSC)		3.3V~5.5V	400	_	8000	kHz	
£	Timer I/P Frequency (TMR0/TMR1)		2.2V~5.5V	0	_	4000	kHz	
TIMER			3.3V~5.5V	0	_	8000	kHz	
4	Wetchelder Operilleter Desired	3V		43	86	168	μs	
twptosc	Watchdog Oscillator Period	5V		36	72	144	μs	
t	Watchdog Time-out Period	3V		11	22	43	ms	
t _{WDT1}	(WDT OSC)	5V	Without WDT prescaler	9	18	37	ms	
t _{WDT2}	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler		1024	—	t _{SYS}	
t _{RES}	External Reset Low Pulse Width	_		1	_	_	μs	
t _{SST}	System Start-up Timer Period	—	Wake-up from HALT		1024		t _{SYS}	
t _{INT}	Interrupt Pulse Width	_		1	_		μs	



Functional Description

Execution Flow

The HT48E70 system clock is derived from either a crystal or an RC oscillator and is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme ensures that each instructions are effectively executed in one cycle. Exceptions to this are instructions that change the contents of the program counter, such as subroutine calls or jumps, in which case, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupts, the PC manages program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed to the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within the current program ROM page.

When a control transfer takes place, an additional dummy cycle is required.



Mode						Progr	am Co	ounter	Program Counter												
Mode	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0								
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0	0								
External Interrupt		0	0	0	0	0	0	0	0	0	1	0	0								
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	0	0	1	0	0	0								
Timer/Event Counter 1 Overflow	0	0	0	0	0	0	0	0	0	1	1	0	0								
Skip					I	Progra	m Cou	inter+2	2												
Loading PCL	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0								
Jump, Call Branch	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0								
Return from Subroutine	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0								

Execution Flow

Program Counter

Note: *12~*0: Program counter bits

#12~#0: Instruction code bits

S12~S0: Stack register bits

@7~@0: PCL bits



In System Programming


In system programming allows programming and reprogramming of HT48EXX microcontroller on application circuit board, this will save time and money, both during development in the lab. Using a simple 3-wire interface, the ISP communicates serially with the HT48EXX microcontroller, reprogramming program memory and EEPROM data memory on the chip.

Pin Name	Function	Description
PA0	SDATA	Serial data input/output
PA4	SCLK	Serial clock input
RES	RESET	Device reset
VDD	VDD	Power supply
VSS	VSS	Ground

ISP Pin Assignments

Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 8192×16 bits, addressed by the program counter and table pointer.



Program Memory

Certain locations in the program memory are reserved for special usage:

• Location 000H

This area is reserved for program initialization. After chip reset, the program always begins execution at location 000H.

Location 004H

This area is reserved for the external interrupt service program. If the $\overline{\text{INT}}$ interrupt pin is activated, the interrupt enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Location 00CH

This location is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Table location

Any location in the program memory can be used as look-up tables where programmers can store fixed data. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction.

P12~P8: Current program counter bits

Instruction	Table Location												
instruction	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *12~*0: Table location bits

@7~@0: Table pointer bits

It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 16 levels and is neither part of the data nor part of the program space, and is neither readable nor writable. The activated level is indexed by the Stack Pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the Stack Pointer will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 16 return addresses are stored).

Data Memory - RAM


The data memory has a capacity of 256×8 bits and is divided into two functional groups: special function registers and general purpose data memory (224×8). Most are read/write, but some are read only.

The general purpose data memory, addressed from 20H to FFH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0 or MP1). The control register of the EEPROM data memory is located at [40H] in Bank 1.

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] ([02H]) will access data memory pointed to by MP0 (MP1). Reading location 00H (02H) itself indirectly will return the result 00H. Writing indirectly results in no operation.



ivan napping

The memory pointer registers (MP0 and MP1) are 8-bit registers used to access the RAM by combining corresponding indirect addressing registers. MP0 can only be applied to data memory in Bank 0, while MP1 can be applied to data memory in Bank 0 and Bank 1.

Accumulator

The accumulator is closely related with operations carried out by the ALU. It is mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)



The ALU not only saves the results of a data operation but also changes the status register.

Status Register - STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results from those intended. The TO flag can be affected only by a system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of the \overline{INT} and the related interrupt request flag (EIF; bit 4 of INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F; bit 5 of INTC), caused by a timer 0 overflow. When the interrupt is enabled, the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.


The internal timer/even counter 1 interrupt is initialized by setting the Timer/Event Counter 1 interrupt request flag (T1F;bit 6 of INTC), caused by a timer 1 overflow. When the interrupt is enabled, the stack is not full and the T1F is set, a subroutine call to location 0CH will occur. The related interrupt request flag (T1F) will be reset and the EMI bit cleared to disable further interrupts.

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or HALT instruction. TO is set by a WDT time-out.
6~7	_	Unused bit, read as "0"

Status (0AH) Register



Bit No.	Label	Function		
0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)		
1	EEI	ntrols the external interrupt (1= enabled; 0= disabled)		
2	ET0I	ontrols the Timer/Event Counter 0 interrupt (1= enabled; 0= disabled)		
3	ET1I	controls the Timer/Event Counter 1 interrupt (1= enabled; 0= disabled)		
4	EIF	External interrupt request flag (1= active; 0= inactive)		
5	T0F	nternal Timer/Event Counter 0 request flag (1= active; 0= inactive)		
6	T1F	Internal Timer/Event Counter 1 request flag (1= active; 0= inactive)		
7		Unused bit, read as "0"		



During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.


Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter 0 Overflow	2	08H
Timer/Event Counter 1 Overflow	3	0CH

Once the interrupt request flags (T0F, T1F, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction. It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration

There are 2 oscillator circuits in the microcontroller.



System Oscillator

All of them are designed for system clocks, namely the external RC oscillator, the external Crystal oscillator, which are determined by options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is required and the resistance must range from $24k\Omega$ to $1M\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If a Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. In stead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works within a period of approximately 65μ s at 5V. The WDT oscillator can be disabled by options to conserve power.



HT48E70

Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator), instruction clock (system clock divided by 4), determine by options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by options. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of 65us at 5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of 17ms at 5V. This time-out period may vary with temperatures, VDD and process variations. By making use of the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.1s at 5V seconds. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user-defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS (09H) Register


The WDT overflow under normal operation will initialize a "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the Program Counter and SP are reset to zero. To clear the contents of WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction includes "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending upon the option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Power Down Operation – HALT

The HALT mode is initialized by a "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the reason for chip reset can be determined. The PDF flag is cleared by system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets





the Program Counter and Stack Pointer; the others remain in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out reset during HALT mode is different from other chip reset conditions, since it can perform a "warm reset" that resets only the Program Counter and Stack Pointer, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions	
0	0	RES reset during power-on	
u	u	RES reset during normal operation	
0	1	RES wake-up from HALT mode	
1	u	WDT time-out reset during normal operation	
1	1	WDT wake-up from HALT mode	

Note: "u" stands for "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or RES reset) or the system awakes from the HALT state.

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.


An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or $\overline{\text{RES}}$ reset).

The functional unit chip reset status are shown below.


Program Counter	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
Stack Pointer	Points to the top of the stack



Reset Timing Chart



Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



Reset Configuration



The states of the registers is summarized in the table.

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
MP1	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	uuuu uuuu
BP	0000 0000	0000 0000	0000 0000	0000 0000	นนนน นนนน
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	นนนน นนนน
Program Counter	000H	000H	000H	000H	000H
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	սսսս սսսս
TBLH	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	սսսս սսսս
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	นนนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
TMR0H	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR0L	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR0C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
TMR1H	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR1L	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
TMR1C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
PA	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PB	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PCC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PD	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PDC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PE	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PEC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PF	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PFC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PG	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PGC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
EECR	1000	1000	1000	1000	uuuu

Note: "*" stands for "warm reset"

"u" stands for "unchanged"

"x" stands for "unknown"



Timer/Event Counter

Two timer/event counters (TMR0, TMR1) are implemented in the microcontroller. The Timer/Event Counter 0 contains a 16-bit programmable count-up counter and the clock may come from an external source or from the system clock divided by 4. The Timer/Event Counter 1 contains a 16-bit programmable count-up counter and the clock may come from an external source or from the system clock divided by 4.

Using the external clock input allows the user to count external events, measure time intervals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

There are 3 registers related to the Timer/Event Counter 0;TMR0H ([0CH]), TMR0L ([0DH]), TMR0C ([0EH]). Writing TMR0L will only put the written data to an inter-

nal lower-order byte buffer (8 bits) and writing TMR0H will transfer the specified data and the contents of the lower-order byte buffer to TMR0H and TMR0L preload registers, respectively. The Timer/Event Counter 1 preload register is changed by each writing TMR0H operations. Reading TMR0H will latch the contents of TMR0H and TMR0L counters to the destination and the lower-order byte buffer, respectively. Reading the TMR0L will read the contents of the lower-order byte buffer. The TMR0C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and active edge.

There are 3 registers related to the Timer/Event Counter 1; TMR1H (0FH), TMR1L (10H), TMR1C (11H). Writing TMR1L will only put the written data to an internal lower-order byte buffer (8 bits) and writing TMR1H will transfer the specified data and the contents of the

Bit No.	Label	Function			
0~2	_	nused bit, read as "0"			
3	TOE	Defines the TMR0 active edge of the timer/event counter: n Event Counter Mode (T0M1,T0M0)=(0,1): :count on falling edge; D:count on rising edge n Pulse Width measurement mode (T0M1,T0M0)=(1,1): : start counting on the rising edge, stop on the falling edge; D: start counting on the falling edge, stop on the rising edge			
4	T0ON	nable or disable timer 0 counting (0=disabled; 1=enabled)			
5	_	Unused bit, read as "0"			
6 7	10=Limer mode (internal clock)				

TMR0C (0EH) Register

Bit No.	Label	Function		
0~2		Unused bit, read as "0"		
3	T1E	Defines the TMR1 active edge of the timer/event counter: In Event Counter Mode (T1M1,T1M0)=(0,1): 1:count on falling edge; D:count on rising edge In Pulse Width measurement mode (T1M1,T1M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; D: start counting on the falling edge, stop on the rising edge		
4	T1ON	Enable or disable timer 1 counting (0=disabled; 1=enabled)		
5		Unused bit, read as "0"		
6 7	T1M0 T1M1	10=Timer mode (internal clock)		

TMR1C (11H) Register

lower-order byte buffer to TMR1H and TMR1L preload registers respectively. The Timer/Event Counter 1 preload register is changed by each writing TMR1H operations. Reading TMR1H will latch the contents of TMR1H and TMR1L counters to the destination and the lower-order byte buffer, respectively. Reading the TMR1L will read the contents of the lower-order byte buffer. The TMR1C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and active edge.


The T0M0, T0M1, T1M0, T1M1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR0/TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the instruction clock (Timer1). The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0/TMR1). The counting is based on the instruction clock (Timer1).

In the event count or timer mode, once the Timer/Event Counter 0/1 starts counting, it will count from the current contents in the Timer/Event Counter 0/1 to FFFFH. Once overflow occurs, the counter is reloaded from the Timer/Event Counter 0/1 preload register and generates the interrupt request flag (T0F/T1F; bit 5/6 of INTC) at the same time.


In the pulse width measurement mode with the T0ON/T1ON and T0E/T1E bits equal to one, once the TMR0/TMR1 has received a transient from low to high

(or high to low if the TE bits is "0") it will start counting until the TMR0/TMR1 returns to the original level and resets the T0ON/T1ON. The measured result will remain in the Timer/Event Counter 0/1 even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the T0ON/T1ON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the Timer/Event Counter 0/1 starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter 0/1 is reloaded from the Timer/Event Counter 0/1 preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (T0ON/T1ON; bit 4 of TMR0C/TMR1C) should be set to 1. In the pulse width measurement mode, the T0ON/T1ON will be cleared automatically after the measurement cycle is completed. But in the other two modes the T0ON/T1ON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I/ET1I can disable the corresponding interrupt services.

In the case of Timer/Event Counter 0/1 OFF condition, writing data to the Timer/Event Counter 0/1 preload register will also reload that data to the Timer/Event Counter 0/1. But if the Timer/Event Counter 0/1 is turned on, data written to it will only be kept in the Timer/Event Counter 0/1 preload register. The Timer/Event Counter



Timer/Event Counter 0



Timer/Event Counter 1

0/1 will still operate until overflow occurs (a Timer/Event Counter 0/1 reloading will occur at the same time). When the Timer/Event Counter 0/1 (reading TMR0/TMR1) is read, the clock will be blocked to avoid errors. As clock blocking may result in a counting error, this must be taken into consideration by the programmer.

Input/Output Ports

There are 56 bidirectional input/output lines in the microcontroller, labeled from PA to PG, which are mapped to the data memory of [12H], [14H], [16H], [18H], [1AH], [1CH] and [1EH] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H, 18H, 1AH, 1CH or 1EH). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC, PEC, PFC, PGC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write a "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If

the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.


For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H, 19H, 1BH, 1DH and 1FH.

After a chip reset, these input/output lines remain at high levels or floating state (depending on the pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H, 18H, 1AH, 1CH or 1EH) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device.

There is a pull-high option available for all I/O lines (port option). Once the pull-high option of an I/O line is selected, the I/O line has a pull-high resistor. Otherwise, the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.



Input/Output Ports




Low Voltage Reset – LVR

The microcontroller provides a low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device drops to within the range of $0.9V \sim V_{LVR}$, such as when changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage (0.9V~VLVR) has to remain in its original state for longer than 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and will not perform a reset function.
- The LVR uses an "OR" function with the external RES signal to perform a chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OIR} is the voltage range for proper chip operation at 4MHz system clock.



Low Voltage Reset

- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before starting the normal operation.
 - *2: Since low voltage state has to be maintained its original state for longer than 1ms, therefore after 1ms delay, the device enters the reset mode.


EEPROM Data Memory

The 256×8 bits EEPROM data memory is readable and writable during normal operation. It is indirectly addressed through the control register EECR ([40H] in Bank 1). The EECR can be read and written to only by indirect addressing mode using MP1.

Bit No.	Label	Function		
0~3		Unused bit, read as "0"		
4	CS	PROM data memory select		
5	SK	erial clock input to EEPROM data memory		
6	DI	Serial data input to EEPROM data memory		
7	DO	erial data output from EEPROM data memory		

EECR (40H) Register





EEPROM Data Memory Block Diagram

The EEPROM data memory is accessed via a three-wire serial communication interface by writing to EECR. It is arranged into 256 words by 8 bits. The EEPROM data memory contains seven instructions: READ, ERASE, WRITE, EWEN, EWDS, ERAL and WRAL. These instructions are all made up of 12 bits data: 1 start bit, 2 op-code bits and 9 address bits.

Before accessing the EEPROM, an initial procedure should be executed. The following procedures show the detail procedures step by step.

- Execute the EWEN instruction.
- Execute the WRITE instruction. (The application programs need to reserve one location for this procedure.) The content of it will be changed after this procedure.)
- Execute the EWDS instruction. (This one is optional. If you don't want to write data to EEPROM immediately, then disable it to prevent the mis-programming.)

The following is an assembly program example. User can put them into the POR program. (Note: Please refer to the application note for the detail of the EWEN, EWDS and WRITE subroutines.)


mov	A,01h	
mov	BP,A	; set to bank 1
mov	A,40h	
mov	MP1,A	; set MP1 to EECR address
call	EWEN	; subroutine to run EWEN

; instructions.

		,
mov	A, FFh	
mov	EEADDR, A	A
mov	A, 55h	
mov	EEDATA, A	
call	WRITE	; subroutine to run WRITE
		; instructions. (write 55h data to
		; address FFh.)
call	EWDS	; subroutine to run EWDS
		; Instructions.
		; (This one is optional)

By writing CS, SK and DI, these instructions can be given to the EEPROM. These serial instruction data presented at the DI will be written into the EEPROM data memory at the rising edge of SK. During the READ cycle, DO acts as the data output and during the WRITE or ERASE cycle, DO indicates the BUSY/READY status. When the DO is active for read data or as a BUSY/ READY indicator the CS pin must be high; otherwise DO will be in a high state. For successful instructions, CS must be low after the instruction is sent. After power-on, the device is by default in the EWDS state. An EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

The following are the functional descriptions and timing diagrams of all seven instructions.





EECR A.C. Characteristics

Ta=25°C

Symbol	Parameter	V _{cc} =5V±10%		V _{cc} =2.2V±10%		Unit
Symbol	Falameter	Min.	Max.	Min.	Max.	Onit
f _{sк}	Clock Frequency	0	2	0	1	MHz
t _{sкн}	SK High Time	250		500	_	ns
t _{sĸL}	SK Low Time	250		500	_	ns
t _{css}	CS Setup Time	50		100		ns
t _{сsн}	CS Hold Time	0		0	_	ns
t _{CDS}	CS Deselect Time	250	_	250	_	ns
t _{DIS}	DI Setup Time	100		200	_	ns
t _{DIH}	DI Hold Time	100		200		ns
t _{PD1}	DO Delay to "1"	_	250		500	ns
t _{PD0}	DO Delay to "0"	_	250	_	500	ns
t _{sv}	Status Valid Time		250		250	ns
t _{HZ}	DO Disable Time	100		200		ns
t _{PR1}	Write Cycle Time Per Word 1	_	2	_	5	ms
t _{PR2}	Write Cycle Time Per Word 2		10		10	ms

READ

The READ instruction will stream out data at a specified address on the DO. The data on DO changes during the low-to-high edge of SK. The 8 bits data stream is preceded by a logical "0" dummy bit. Irrespective of the condition of the EWEN or EWDS instruction, the READ command is always valid and independent of these two instructions. After the data word has been read the internal address will be automatically incremented by 1, allowing the next consecutive data word to be read out without entering further address data. The address will wrap around with CS High until CS returns to Low.

EWEN/EWDS

The EWEN/EWDS instruction will enable or disable the programming capabilities. At both the power on and power off state the device automatically enters the disable mode. Before a WRITE, ERASE, WRAL or ERAL instruction is given, the programming enable instruction EWEN must be issued, otherwise the ERASE/WRITE instruction is invalid. After the EWEN instruction is issued, the programming enable condition remains until power is turned off or an EWDS instruction is issued. No data can be written into the EEPROM data memory in the programming disabled state. By so doing, the internal memory data can be protected.

ERASE

The ERASE instruction erases data at the specified addresses in the programming enable mode. After the ERASE op-code and the specified address have been issued, the data erase is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signals for the internal erase, so the SK clock is not required. During the internal erase, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instructions can be executed.

WRITE

The WRITE instruction writes data into the EEPROM data memory at the specified addresses in the programming enable mode. After the WRITE op-code and the specified address and data have been issued, the data writing is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signal for the internal writing, so the SK clock is not required. The auto-timing write cycle includes an automatic erase-before-write capability. So, it is not necessary to erase data before the WRITE instruction. During the internal writing, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instructions can be executed.




EECR Control Timing Diagrams


ERAL

The ERAL instruction erases the entire 256×8 memory cells to a logical "1" state in the programming enable mode. After the erase-all instruction set has been issued, the data erase feature is activated by a falling edge of CS. Since the internal auto-timing generator provides all timing signal for the erase-all operation, so the SK clock is not required. During the internal erase-all operation, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instruction can be executed.

WRAL


The WRAL instruction writes data into the entire 256×8 memory cells in the programming enable mode. After the write-all instruction set has been issued, the data writing is activated by a falling edge of CS. Since the internal auto-timing generator provides all timing signals for the write-all operation, so the SK clock is not required. During the internal write-all operation, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over the DO will return to high and further instruction can be executed.









• ERASE



• ERAL



• WRAL



EEPROM Data Memory Instruction Set Summary

Instruction	Comments	Start bit	Op Code	Address	Data
READ	Read data	1	10	X, A7~A0	D7~D0
ERASE	Erase data	1	11	X, A7~A0	_
WRITE	Write data	1	01	X, A7~A0	D7~D0
EWEN	Erase/Write Enable	1	00	11XXXXXXX	
EWDS	Erase/Write Disable	1	00	00XXXXXXX	
ERAL	Erase All	1	00	10XXXXXXX	_
WRAL	Write All	1	00	01XXXXXXX	D7~D0

Note: "X" stands for "don't care"




Options

The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure a properly functioning system.

No.	Options
1	WDT clock source: WDT oscillator or f_{SYS} /4 or disable
2	CLRWDT instructions: 1 or 2 instructions
3	PA wake-up (By bit)
4	PA CMOS or Schmitt input
5	PA, PB, PC, PD, PE, PF, PG pull-high enable or disable (By port)
6	BZ/BZ enable or disable
7	BZ/BZ source: TMR0 or TMR1
8	System oscillator: RC or crystal
9	WDT enable or disable
10	LVR enable or disable

Application Circuits



The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

Crystal or Resonator	C1, C2	R1
4MHz Crystal	0pF	10kΩ
4MHz Resonator	10pF	12kΩ
3.58MHz Crystal	0pF	10kΩ
3.58MHz Resonator	25pF	10kΩ
2MHz Crystal & Resonator	25pF	10kΩ
1MHz Crystal	35pF	27 kΩ
480kHz Resonator	300pF	9.1kΩ
455kHz Resonator	300pF	10kΩ
429kHz Resonator	300pF	10kΩ
The function of the resistor R1 is to ensure t	hat the oscillator will switch off shou	uld low voltage conditions occur.

The function of the resistor R1 is to ensure that the oscillator will switch off should low voltage conditions occur. Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.

Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES high.

"*" Make the length of the wiring, which is connected to the $\overline{\text{RES}}$ pin as short as possible, to avoid noise interference.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1\\ 1\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\$	Z Z Z Z Z Z Z Z Z Z Z
Increment & D			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array} $	None C C None C C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		(4)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ , PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 ${\bf \sqrt{:}}$ Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

	Add data	memory a	and carry t	o the accu	mulator			
Description		ents of the usly, leavi	•		•		d the carry flag are	addeo
Operation	$ACC \leftarrow A$	CC+[m]+0	С					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
			\checkmark		\checkmark	\checkmark		
ADCM A,[m]	Add the a	ccumulato	or and car	y to data ı	memory			
Description						nulator and ata memor	d the carry flag are y.	addeo
Operation	$[m] \leftarrow AC$	C+[m]+C						
Affected flag(s)							_	
	ТО	PDF	OV	Z	AC	С		
			\checkmark	\checkmark	\checkmark	\checkmark		
ADD A,[m]	Add data	memory to	o the accu	mulator				
Description		-			orv and th	e accumul	ator are added. Th	ne resu
2000.101.011		the accum	•		and a			
Operation	$ACC \leftarrow A$	CC+[m]						
Affected flag(s)								
	то	DDE	<u></u>	_			1	
	TO	PDF	OV	Z	AC	С		
	-		v	Z √	AC √	C √	_	
ADD A,x		PDF		\checkmark	N	-		
-	Add imme	ediate data	a to the ac	√ cumulator	\checkmark	N	dded, leaving the re	esult in
Description	Add imme The conte	ediate data ents of the itor.	a to the ac	√ cumulator	\checkmark	N	dded, leaving the re	esult in
Description Operation	Add imme The conte accumula	ediate data ents of the itor.	a to the ac	√ cumulator	\checkmark	N	dded, leaving the re	esult in
Description Operation	Add imme The conte accumula	ediate data ents of the itor.	a to the ac	√ cumulator	\checkmark	N	dded, leaving the re	esult in
ADD A,x Description Operation Affected flag(s)	Add imme The conte accumula ACC ← A	ediate data ents of the tor. .CC+x	√ a to the ac accumula	√ cumulator tor and the	√ specified	√ data are ao	dded, leaving the re	esult in
Description Operation Affected flag(s)	Add imme The conte accumula ACC ← A	ediate data ents of the tor. ACC+x PDF	√ a to the ac accumula OV √	√ cumulator tor and the Z √	√ specified AC √	√ data are ao C	dded, leaving the re	esult in
Description Operation Affected flag(s) ADDM A,[m]	Add imme The conte accumula ACC ← A TO — Add the a	ediate data ents of the tor. .CC+x PDF 	√ a to the ac accumula OV √ or to the da	√ cumulator tor and the Z √ ata memor	√ specified AC √ y	data are ao C √		
Description Operation Affected flag(s) ADDM A,[m]	Add imme The conte accumula ACC ← A TO Add the a The conte	ediate data ents of the tor. .CC+x PDF 	√ a to the ac accumula OV √ or to the da specified	√ cumulator tor and the Z √ ata memor	√ specified AC √ y	data are ao C √	dded, leaving the re	
Description Operation	Add imme The conte accumula ACC ← A TO Add the a The conte	ediate data ents of the tor. .CC+x PDF 	√ a to the ac accumula OV √ or to the da specified	√ cumulator tor and the Z √ ata memor	√ specified AC √ y	data are ao C √		
Description Operation Affected flag(s) ADDM A,[m] Description Operation	Add imme The conte accumula ACC ← A TO — Add the a The conte stored in	ediate data ents of the tor. .CC+x PDF 	√ a to the ac accumula OV √ or to the da specified	√ cumulator tor and the Z √ ata memor	√ specified AC √ Y	data are ao C √		
Description Operation Affected flag(s) ADDM A,[m] Description	Add imme The conte accumula ACC ← A TO — Add the a The conte stored in	ediate data ents of the tor. .CC+x PDF 	√ a to the ac accumula OV √ or to the da specified	√ cumulator tor and the Z √ ata memor	√ specified AC √ Y	data are ao C √		



AND A,[m]	Logical A	ND accum	ulator with	ı data mer	nory	
Description			lator and th s stored in	•		mory perfo
Operation	$ACC \leftarrow A$	ACC "AND	" [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			_	\checkmark		
AND A,x	Logical A	ND immed	diate data t	o the accu	umulator	
Description			lator and t in the acc	-	ed data pe	rform a bi
Operation	$ACC \leftarrow A$	ACC "AND	″ x			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				\checkmark	_	_
ANDM A,[m]	Logical A	ND data n	nemory wit	h the accu	imulator	
Description		•	d data men s stored in	•		lator perfo
Operation	[m] ← A0	C "AND"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_		\checkmark	_	_
CALL addr	Subroutir	ne call				
Description	program this onto	counter inc the stack.	conditionall crements o The indica at this add	nce to obta ated addre	ain the add	lress of the
Operation		Program 0 Counter ←				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_			_	_
CLR [m]	Clear dat	a memory				
Description	The conte	ents of the	specified	data mem	ory are cle	eared to 0.
Operation	[m] ← 00	Н				
Affected flag(s)						
	то	PDF	OV	Z	AC	С



	Clear bit o	of data me	mory			
Description	The bit i c	of the spec	ified data	memory is	cleared to	o 0.
Operation	[m].i ← 0					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	C
		—	_	—	_	
CLR WDT	Clear Wa	tchdog Tin	ner			
Description	The WDT cleared.	is cleared	(clears the	e WDT). Th	ne power d	lown bit (I
Operation	$WDT \leftarrow 0$	0H				
	PDF and	TO ← 0				
Affected flag(s)						
	TO	PDF	OV	Z	AC	C
	0	0				_
CLR WDT1	Preclear \	Natchdog	Timer			
Description	of this inst	ruction wit	NDT2, clea hout the of has been	ther precle	ar instruct	ion just se
Operation	WDT \leftarrow 0 PDF and					
Affected flag(s)						
Affected flag(s)	ТО	PDF	OV	Z	AC	С
Affected flag(s)	TO 0*	PDF 0*	OV	Z	AC	C
Affected flag(s)		0*		Z	AC —	C
	0* Preclear V Together of this ins	0* Watchdog with CLR \ truction w		ars the WI	DT. PDF an	nd TO are
CLR WDT2	0* Preclear V Together of this ins	0* Watchdog with CLR \ truction w instruction 0H*	Timer NDT1, clea	ars the WI	DT. PDF an	nd TO are
CLR WDT2 Description	0* Preclear M Together of this ins plies this WDT ← 0	0* Watchdog with CLR \ truction w instruction 0H*	Timer NDT1, clea	ars the WI	DT. PDF an	nd TO are
CLR WDT2 Description Operation	0* Preclear M Together of this ins plies this WDT ← 0	0* Watchdog with CLR \ truction w instruction 0H*	Timer NDT1, clea	ars the WI	DT. PDF an	nd TO are
CLR WDT2 Description Operation	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and	0^* Watchdog with CLR V truction w instruction 0H* TO $\leftarrow 0^*$	Timer WDT1, clea ithout the has been	ars the WI other prec executed	DT. PDF an lear instru and the T	nd TO are ction, set O and PE
CLR WDT2 Description Operation	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO	0^* Watchdog with CLR V truction w instruction 0H* TO $\leftarrow 0^*$ PDF 0^*	Timer NDT1, clea ithout the o has been OV	ars the WI other prec executed	DT. PDF an lear instru and the T	nd TO are ction, set O and PE
CLR WDT2 Description Operation Affected flag(s)	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0^* Complem Each bit of	0^* Watchdog with CLR \ truction w instruction 0H* TO ← 0* PDF 0* ent data n of the spec	Timer NDT1, clea ithout the o has been OV	ars the WI other prec executed Z 	DT. PDF and lear instrue and the Tree AC	nd TO are ction, set O and PE C C complem
CLR WDT2 Description Operation Affected flag(s)	0^* Preclear V Together of this ins plies this WDT $\leftarrow 0$ PDF and TO 0^* Complem Each bit of	0^* Watchdog with CLR V truction w instruction 0H* TO $\leftarrow 0^*$ PDF 0^* ent data n of the spection of the s	Timer NDT1, clea ithout the o has been OV OV	ars the WI other prec executed Z 	DT. PDF and lear instrue and the Tree AC	nd TO are ction, set O and PE C C complem
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description	0^* Preclear V Together of this ins plies this WDT ← 0 PDF and TO 0^* Complem Each bit of which pre	0^* Watchdog with CLR V truction w instruction 0H* TO $\leftarrow 0^*$ PDF 0^* ent data n of the spection of the s	Timer NDT1, clea ithout the o has been OV OV	ars the WI other prec executed Z 	DT. PDF and lear instrue and the Tree AC	nd TO are ction, set O and PE C C complem
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description Operation	0^* Preclear V Together of this ins plies this WDT ← 0 PDF and TO 0^* Complem Each bit of which pre	0^* Watchdog with CLR \ truction w instruction 0H* TO ← 0* PDF 0* ent data n of the spection	Timer NDT1, clea ithout the o has been OV OV	ars the WI other prec executed Z 	DT. PDF and lear instrue and the Tree AC	nd TO are ction, set O and PE C C complem



CPLA [m]	Complem	nent data n	nemory and	d place re	sult in the	accumula	tor
Description	which pre	eviously co	ntained a 1	are chang	ged to 0 an	d vice-ver	ented (1's complement). Bits sa. The complemented result emory remain unchanged.
Operation	ACC ← []					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
DAA [m]	Decimal-	Adjust acc	umulator fo	or addition			
Description	lator is di carry (AC justment carry (AC	vided into (1) will be d is done by () or C) is se	two nibbles lone if the lo adding 6 to	s. Each nil ow nibble o o the origir e the origir	bble is adj of the accu nal value if nal value r	usted to th umulator is the origina emains un	Decimal) code. The accumu- ne BCD code and an internal greater than 9. The BCD ad- al value is greater than 9 or a changed. The result is stored ted.
Operation	then [m]. else [m]. and If ACC.7- then [m].	3~[m].0 ← ~ACC.4+A 7~[m].4 ←	or AC=1 (ACC.3~A (ACC.3~A) C1 >9 or C ACC.7~AC ACC.7~AC	CC.0), AC =1 CC.4+6+A	:1=0 .C1,C=1		
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
	_	_	_	_	_	\checkmark	-
DEC [m]	Docromo	nt data me	mony			1	-
Description			d data mer	norv is de	cremented	d by 1.	
Operation	[m] ← [m						
Affected flag(s)	[] 、 [1,					
3(-)	ТО	PDF	OV	Z	AC	С]
			_			_	_
DECA [m]	Decreme	nt data me	emory and	place resu	ult in the a	ccumulato	r
Description			l data mem the data m				ng the result in the accumula-
Operation	$ACC \leftarrow [$	m]–1					
Affected flag(s)							-
	то	PDF	OV	Z	AC	С	-
		_		\checkmark			



HALT	Enter pow	er down n	node					
Description		nd registe	ers are reta	ined. The	WDT and	prescaler a	stem clock. T are cleared. Th	
Operation	Program C PDF \leftarrow 1 TO \leftarrow 0	Counter ←	- Program	Counter+	1			
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	0	1	—			—		
INC [m]	Increment	data mer	nory					
Description	Data in the	e specified	d data mer	nory is inc	remented	by 1		
Operation	[m] ← [m]	+1						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
			_	\checkmark		_		
		data mor	nony and n	laco rocul	t in the ac	oumulator		
INICA [m]	Incromont							
INCA [m]	Increment						a the recult in	the acci
INCA [m] Description		e specified	l data merr	nory is incl	emented l	oy 1, leavin	g the result in	the accu
	Data in the	e specified ontents of	l data merr	nory is incl	emented l	oy 1, leavin	g the result in	the accu
Description	Data in the tor. The co	e specified ontents of	l data merr	nory is incl	emented l	oy 1, leavin	g the result in	the accu
Description Operation	Data in the tor. The co	e specified ontents of	l data merr	nory is incl	emented l	oy 1, leavin	g the result in	the accu
Description Operation	Data in the tor. The co ACC \leftarrow [m	e specifiec ontents of n]+1	l data mem the data m	nory is incl nemory re	remented t main unch	by 1, leavin anged.	g the result in	the accu
Description Operation Affected flag(s)	Data in the tor. The co ACC ← [m TO	e specifiec ontents of n]+1 PDF 	l data mem the data m	nory is incr nemory re Z	remented t main unch	by 1, leavin anged.	g the result in	the accu
Description Operation Affected flag(s)	Data in the tor. The co ACC ← [m TO 	e specifiec ontents of n]+1 PDF 	I data mem the data m OV	nory is incl nemory re Z √	AC	oy 1, leavin anged. C	-	
Description Operation Affected flag(s)	Data in the tor. The co ACC ← [m TO 	e specifiec ontents of n]+1 PDF 	OV	hory is include the mory received with t	AC	oy 1, leavin anged. C	g the result in	
Description Operation Affected flag(s)	Data in the tor. The co ACC ← [m TO 	e specified ontents of n]+1 PDF 	OV	hory is include the mory received with t	AC	oy 1, leavin anged. C	-	
Description Operation Affected flag(s) JMP addr Description	Data in the tor. The co ACC ← [m TO Directly jun The progra control is p	e specified ontents of n]+1 PDF 	OV	hory is include the mory received with t	AC	oy 1, leavin anged. C	-	
Description Operation Affected flag(s) JMP addr Description Operation	Data in the tor. The co ACC ← [m TO Directly jun The progra control is p	e specified ontents of n]+1 PDF 	OV	hory is include the mory received with t	AC	oy 1, leavin anged. C	-	
Description Operation Affected flag(s) JMP addr Description Operation	Data in the tor. The co ACC ← [rr TO Directly jun The progra Program C	e specified ontents of n]+1 PDF 	OV	hory is inclusion for the second sec	AC	c	-	
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	Data in the tor. The co ACC ← [m TO 	e specified ontents of n]+1 PDF 	OV OV er are repla this destin addr OV OV	hory is include the second se	AC	c	-	
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	Data in the tor. The condition of the program of the program of the control is performed of the condition o	e specified ontents of n]+1 PDF 	ov er are repla this destin -addr OV to the acci	rory is include the mory residence of the m	AC	C C C C C	address unco	nditional
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description	Data in the tor. The control is program C	e specified ontents of n]+1 PDF 	ov er are repla this destin -addr OV to the acci	rory is include the mory residence of the m	AC	C C C C C	-	nditional
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	Data in the tor. The condition of the program of the program of the control is performed of the condition o	e specified ontents of n]+1 PDF 	ov er are repla this destin -addr OV to the acci	rory is include the mory residence of the m	AC	C C C C C	address unco	nditional
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description	Data in the tor. The control is program Control is	e specified ontents of n]+1 PDF amp am counter oassed to Counter ← PDF PDF a memory nts of the n]	OV O	The mory is inclusion in the mory restrict the	AC AC AC AC AC AC AC	c C -specified	address unco	nditionall
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	Data in the tor. The control is program C	e specified ontents of n]+1 PDF 	ov er are repla this destin -addr OV to the acci	rory is include the mory residence of the m	AC	C C C C C	address unco	nditional



MOV A,x	Move imn	nediate dat	a to the ac	ccumulato	r		
Description	The 8-bit	data specit	fied by the	code is lo	aded into	the accun	nulator.
Operation	$ACC \leftarrow x$						
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	_
				_	_	_	
							-
MOV [m],A		accumulat					late many first of the state
Description	memories		accumulato	or are copi	led to the s	specified o	lata memory (one of the data
Operation	[m] ←AC0	C					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	-
		—			—		
NOP	No operat	ion					
Description			ormed. Exe	ecution co	ntinues wi	th the nex	t instruction.
Operation		Counter \leftarrow					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
	_				_	_	-
	L		I				
OR A,[m]	-	R accumul			•		
Description							e of the data memories) per- he accumulator.
Operation	$ACC \leftarrow A$	CC "OR" [m]				
Affected flag(s)							-
	то	PDF	OV	Z	AC	С	-
		—	_	\checkmark	—	—	
OR A,x	Logical O	R immedia	te data to	the accum	nulator		
Description	Data in th	e accumul	ator and t	he specifie	ed data pe	erform a b	itwise logical_OR operation.
	The result	t is stored i	n the accu	imulator.			
Operation	$ACC \leftarrow A$	CC "OR" >	(
Affected flag(s)							-
	TO						
	то	PDF	OV	Z	AC	С	-
		PDF	OV —	Z √	AC	C 	_
ORM A [m]				\checkmark	_	C 	
ORM A,[m] Description	Logical O	— R data me	mory with	√ the accum			the accumulator perform a
ORM A,[m] Description	Logical O Data in th	— R data me	mory with emory (on	√ the accum e of the d			the accumulator perform a memory.
	Logical O Data in th bitwise log	R data me	mory with emory (on operation.	√ the accum e of the d			
Description	Logical O Data in th bitwise log	— R data me ne data me gical_OR o	mory with emory (on operation.	√ the accum e of the d			
Description Operation	Logical O Data in th bitwise log	— R data me ne data me gical_OR o	mory with emory (on operation.	√ the accum e of the d			
Description Operation	Logical O Data in th bitwise log [m] ←ACO	R data men ne data men gical_OR o C ″OR″ [m]	mory with emory (on peration.	√ the accum e of the d The result	ulator lata memo is stored i	 pries) and n the data	



RET	Return fro	om subrou	tine					
Description	The progr	am counte	er is restor	ed from th	e stack. T	his is a 2		
Operation	Program	Counter ←	Stack					
Affected flag(s)								
	TO PDF OV Z AC C							
			—	—	—	_		
RET A,x	Return an	id place in	nmediate d	ata in the	accumulat	tor		
Description		am counte mmediate	er is restore data.	d from the	stack and	the accu		
Operation	Program Θ ACC \leftarrow x		- Stack					
Affected flag(s)	100 ()							
0()	ТО	PDF	OV	Z	AC	С		
				_				
RETI	Return fro	om interrur	ot					
Description			er is restore	ed from the	e stack, ar	nd interru		
_			enable mas	ster (globa	I) interrup	t bit.		
Operation	Program EMI ← 1	Counter ←	- Stack					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
		—				—		
RL [m]	Rotate da	ta memor	y left					
Description			, specified d	ata memoi	ry are rotat	ed 1 bit le		
Operation	[m].(i+1) ∢ [m].0 ← [r].i:bit i of th	ne data me	emory (i=0)~6)		
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	T0	PDF	OV	Z 	AC	C —		
RLA [m]			OV — y left and p			_		
RLA [m] Description	Rotate da	ta memor		lace resul	t in the ac	 cumulato ft with bit		
	Rotate da Data in the rotated re	ta memory e specified sult in the) ← [m].i; [y left and p	lace resul lory is rota cor. The co	t in the ac ted 1 bit le	cumulato ft with bit the data i		
Description	Rotate da Data in the rotated re ACC.(i+1)	ta memory e specified sult in the) ← [m].i; [y left and p data mem accumulat	lace resul lory is rota cor. The co	t in the ac ted 1 bit le	cumulato ft with bit the data i		
Description Operation	Rotate da Data in the rotated re ACC.(i+1)	ta memory e specified sult in the) ← [m].i; [y left and p data mem accumulat	lace resul lory is rota cor. The co	t in the ac ted 1 bit le	cumulato ft with bit the data i		



Rotate da	ta memory	y left throu	gh carry			
The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re- places the carry bit; the original carry flag is rotated into the bit 0 position.						
[m].0 ← C	;].i:bit i of t	he data m	emory (i=(0~6)	
ТО	PDF	OV	Z	AC	С	_
					\checkmark	
Rotate lef	t through a	carry and	olace resu	It in the ad	cumulato	r
	•					
	-		-			
		m].i:bit i o	f the data i	memory (i	=0~6)	
C ← [m].7						
то	PDF	OV	Z	AC	С	7
	_	_	_	_		-
					,	
Rotate da	ta memory	y right				
The conte	nts of the s	specified d	ata memo	ry are rota	ted 1 bit rig	ght with bit 0 rotated to bit 7.
[m].i ← [m	n].(i+1); [m].i:bit i of t	he data m	emory (i=0	0~6)	
[m].7 ← [r	m].0					
						7
10	PDF	OV	Z	AC	C	_
					_	
Rotate rig	ht and pla	ce result i	n the accu	mulator		
Data in th	e specified	d data mer	nory is rot	ated 1 bit	right with l	bit 0 rotated into bit 7, leaving
the rotate	d result in t	he accum	ulator. The	contents	of the data	a memory remain unchanged.
		[m].i:bit i	of the data	a memory	(i=0~6)	
ACC.7 \leftarrow	[m].0					
то			7	A.C.		7
10	PDF	00	2	AC		_
Rotate da	ta memory	y right thro	ough carry			
	;].i:bit i of t	he data m	emory (i=0	0~6)	
$C \leftarrow [m].C$						
U ← [m].U						
C ← [m].C	PDF	OV	Z	AC	С	7
	PDF	OV	Z	AC	C V	-
	The conterplaces the places the $[m].(i+1) \leftarrow [m].0 \leftarrow C$ $C \leftarrow [m].7$ TO TO TO Rotate left Data in the carry bit a in the acc ACC.(i+1) ACC.0 \leftarrow C \leftarrow [m].7 TO TO TO TO Rotate da The conter $[m].7 \leftarrow [n]$ Rotate rig Data in the the rotated ACC.(i) ← ACC.7 ← TO TO C ← [m].i ← [m] Rotate da The conterplate in the rotated and the ro	The contents of the places the carry bit; $[m].(i+1) \leftarrow [m].i; [m]$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$ TO PDF Rotate left through of Data in the specified carry bit and the origin the accumulator the ACC.(i+1) \leftarrow [m].i; [ACC.0 \leftarrow C $C \leftarrow [m].7$ TO PDF Rotate data memory The contents of the set [m].i $\leftarrow [m].(i+1); [m]$ $[m].7 \leftarrow [m].0$ TO PDF Rotate right and pla Data in the specified the rotated result in the ACC.(i) $\leftarrow [m].(i+1); [m]$ $[m].7 \leftarrow [m].0$ TO PDF Rotate data memory The contents of the set [m].(i+1); [m] [m].(i+1); [m] [m].(i+1); [m] [m].(i+1); [m] [m].(i+1); [m] [m].7 \leftarrow C	The contents of the specified of places the carry bit; the origin: $[m].(i+1) \leftarrow [m].i; [m].i:bit i of t[m].0 \leftarrow CC \leftarrow [m].7$ TO PDF OV — — — — — Rotate left through carry and p Data in the specified data men carry bit and the original carry in the accumulator but the cor ACC.(i+1) \leftarrow [m].i; [m].i:bit i of ACC.0 \leftarrow C C \leftarrow [m].7 TO PDF OV — — — — — Rotate data memory right The contents of the specified d [m].i \leftarrow [m].(i+1); [m].i:bit i of t [m].7 \leftarrow [m].0 TO PDF OV — — — — — Rotate right and place result in Data in the specified data men the rotated result in the accum ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of ACC.7 \leftarrow [m].0 TO PDF OV — — — — — Rotate right and place result in Data in the specified data men the rotated result in the accum ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of ACC.7 \leftarrow [m].0	places the carry bit; the original carry flat [m].(i+1) \leftarrow [m].i; [m].i:bit i of the data m [m].0 \leftarrow C C \leftarrow [m].7 TO PDF OV Z — — — — — — Rotate left through carry and place resu Data in the specified data memory and th carry bit and the original carry flag is rotation in the accumulator but the contents of th ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data of ACC.0 \leftarrow C C \leftarrow [m].7 TO PDF OV Z — — — — — — Rotate data memory right The contents of the specified data memory [m].7 \leftarrow [m].0 TO PDF OV Z — — — — — — — Rotate right and place result in the accumulator. The ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data maximum [m].7 \leftarrow [m].0 TO PDF OV Z — — — — — — — Rotate right and place result in the accumulator. The ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data ACC.7 \leftarrow [m].0 TO PDF OV Z — — — — — — — Rotate data memory right through carry The contents of the specified data memory in the original carry bit; the original carry The contents of the specified data memory [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory [m].1 \leftarrow [m].(i+1); [m].i:bit i of the data memory [m].1 \leftarrow [m].(i+1); [m].i:bit i of the data memory [m].1 \leftarrow [m].(i+1); [m].i:bit i of the data memory [m].7 \leftarrow C	The contents of the specified data memory and the places the carry bit; the original carry flag is rotate [m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0 [m].0 \leftarrow C $\subset \leftarrow$ [m].7 TO PDF OV Z AC $-$	The contents of the specified data memory and the carry flag places the carry bit; the original carry flag is rotated into the [m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 \leftarrow C C \leftarrow [m].7 TO PDF OV Z AC C $$ $$ $$ $Rotate left through carry and place result in the accumulato Data in the specified data memory and the carry flag are rota carry bit and the original carry flag is rotated into bit 0 positio in the accumulator but the contents of the data memory (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7TO PDF OV Z AC C Rotate data memory right The contents of the specified data memory are rotated 1 bit right (im).i: bit i of the data memory (i=0~6) ACC.0 \leftarrow C C Rotate data memory right The contents of the specified data memory (i=0~6) [m].7 \leftarrow [m].0TO PDF OV Z AC C Rotate data memory right The contents of the specified data memory (i=0~6) [m].7 \leftarrow [m].0TO PDF OV Z AC C Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with the rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.7 \leftarrow [m].0TO PDF OV Z AC C Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with the rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.7 \leftarrow [m].0$



RRCA [m]	Rotate rig	ht through	carry and	place res	ult in the a	iccumula
Description	the carry l	oit and the	original ca	rry flag is	he carry fla rotated into of the data	o the bit 7
Operation	ACC.i ← ACC.7 ← C ← [m].0	С	m].i:bit i of	the data	memory (i=	=0~6)
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—		_	_	\checkmark
SBC A,[m]	Subtract of	data memo	ory and ca	ry from th	e accumul	ator
Description			•		ory and the e result in	
Operation	$ACC \leftarrow A$	CC+[m]+0	;			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_		\checkmark	\checkmark	V	\checkmark
SBCM A,[m]	Subtract of	data memo	ory and ca	ry from th	e accumul	ator
Description	The conte	ents of the	specified of	lata mem	ory and the	e complei
			umulator,	leaving th	e result in	the data
Operation	[m] ← AC	C+[m]+C				
Affected flag(s)	70					
	ТО	PDF	OV	Z	AC	C
		—	\checkmark		\checkmark	
SDZ [m]	Skip if de	crement da	ata memor	y is 0		
SDZ [m] Description	The conte instruction instruction	nts of the s is skippe executior	specified d d. If the res n, is discare	ata memo sult is 0, th ded and a	ry are decr le following dummy cy the next in	g instruct cle is rep
	The content instruction instruction tion (2 cyc	ents of the s n is skippe n executior cles). Othe	specified d d. If the res n, is discare	ata memo sult is 0, th ded and a seed with	e following dummy cy	g instruct cle is rep
Description	The content instruction instruction tion (2 cyc	ents of the s n is skippe n executior cles). Othe	specified d d. If the res n, is discard erwise proc	ata memo sult is 0, th ded and a seed with	e following dummy cy	g instruct cle is rep
Description	The content instruction instruction tion (2 cyc	ents of the s n is skippe n executior cles). Othe	specified d d. If the res n, is discard erwise proc	ata memo sult is 0, th ded and a seed with	e following dummy cy	g instruct cle is rep
Description	The content instruction instruction tion (2 cyc Skip if ([m	nts of the s n is skippe n executior cles). Othe n]–1)=0, [m	specified d d. If the res n, is discard rwise proc r ([m] - ([m] - 1)	ata memo sult is 0, th ded and a seed with 1)	the following dummy cy the next in	g instruct cle is rep struction
Description	The contension instruction instruction (2 cyc) Skip if ([m	nts of the s n is skippe n executior cles). Othe n]–1)=0, [m PDF	specified d d. If the res n, is discard rwise proc n] ← ([m]– ⁻ OV	ata memo sult is 0, th ded and a ceed with 1) Z	the following dummy cy the next in	g instruct cle is rep struction C
Description Operation Affected flag(s)	The content instruction instruction (2 cyc) Skip if ([m]	nts of the s n is skippe n execution cles). Other n]–1)=0, [m PDF 	specified d d. If the res n, is discard rwise proc $n] \leftarrow ([m] - 1)$ OV mory and specified d d. The resu sult is 0, th ded and a d	ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ilt is stored e following dummy cy	AC	g instruct cle is rep struction C Skip if 0 remented cumulator n, fetcher aced to g
Description Operation Affected flag(s)	The content instruction instruction (2 cyc) Skip if ([m TO Decrement The content instruction unchange execution cles). Oth	ents of the s n is skippe n execution cles). Other n]–1)=0, [m PDF ———————————————————————————————————	specified d d. If the res n, is discard rwise proc $n] \leftarrow ([m] - 1)$ OV mory and specified d d. The resu sult is 0, th ded and a d	ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ata memo ata memo fit is stored e following dummy cy the next i	AC AC AC AC AC AC AC AC AC AC AC AC AC A	g instruct cle is rep struction C Skip if 0 remented cumulator n, fetcher aced to g
Description Operation Affected flag(s) SDZA [m] Description	The content instruction instruction (2 cyc) Skip if ([m TO Decrement The content instruction unchange execution cles). Oth	ents of the s n is skippe n execution cles). Other n]–1)=0, [m PDF ———————————————————————————————————	specified d d. If the res n, is discard rewise proc 1] \leftarrow ([m]- \bigcirc \bigcirc \bigcirc mory and specified d d. The resu sult is 0, th ded and a d bceed with	ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ata memo ata memo fit is stored e following dummy cy the next i	AC AC AC AC AC AC AC AC AC AC AC AC AC A	g instruct cle is rep struction C Skip if 0 remented cumulator n, fetcher aced to g
Description Operation Affected flag(s) SDZA [m] Description	The content instruction instruction (2 cyc) Skip if ([m TO Decrement The content instruction unchange execution cles). Oth	ents of the s n is skippe n execution cles). Other n]–1)=0, [m PDF ———————————————————————————————————	specified d d. If the res n, is discard rewise proc 1] \leftarrow ([m]- \bigcirc \bigcirc \bigcirc mory and specified d d. The resu sult is 0, th ded and a d bceed with	ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ata memo ata memo fit is stored e following dummy cy the next i	AC AC AC AC AC AC AC AC AC AC AC AC AC A	g instruct cle is rep struction C Skip if 0 remented cumulator n, fetcher aced to g



SET [m]	Set data	memory					
Description	Each bit of the specified data memory is set to 1.						
Operation	$[m] \leftarrow FFH$						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
				_		_	
SET [m]. i	Set bit of	data mem	orv				
Description				nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)	[]						
0()	то	PDF	OV	Z	AC	С	
		_					
							1
SIZ [m]	Skip if inc	rement da	ita memor	y is 0			
Description							by 1. If the result is 0, the fol-
	0	-		0			ecution, is discarded and a es). Otherwise proceed with
		nstruction	0	et the prop			es). Otherwise proceed with
Operation	Skip if ([n	n]+1)=0, [n	n] ← ([m]+	1)			
Affected flag(s)		. ,		,			
	то	PDF	OV	Z	AC	С	
		_					
SIZA [m]	Incremen	t data mer	nory and p	lace resul	t in ACC, s	skip if 0	
Description			•		•		by 1. If the result is 0, the next
							ulator. The data memory re- fetched during the current in-
							replaced to get the proper
	instructio	n (2 cycles). Otherwi	se procee	d with the	next instru	ction (1 cycle).
Operation	Skip if ([n	n]+1)=0, A	CC ← ([m]	+1)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	_		_	_	
SNZ [m].i	Skin if hit	i of the da	ta memor	vis not 0			
Description					0 the next	tinstructio	n is skipped. If bit i of the data
							current instruction execution,
					-	the proper	instruction (2 cycles). Other-
o <i>i</i>			ne next ins	struction (1	cycle).		
Operation	Skip if [m].i≠0					
Affected flag(s)	_						1
	ТО	PDF	OV	Z	AC	С	
		_	_				



SUB A,[m] Description	The spec		nemory is			ontents of	f the accumulator, leaving
		he accumu					
Operation	$ACC \leftarrow A$	\CC+[m]+1					
Affected flag(s)							л
	то	PDF	OV	Z	AC	С	
	—		\checkmark	\checkmark	\checkmark	\checkmark	
SUBM A,[m]	Subtract	data memo	on from th		lator		
			•			ontonto of	fthe economiator looving
Description		he data m		subtracted	i irom the c	ontents of	f the accumulator, leaving
Operation	$[m] \leftarrow AC$	C+[m]+1					
Affected flag(s)							
	то	PDF	OV	Z	AC	С]
			√	√	\checkmark		-
			, v	, v	v	v]
SUB A,x	Subtract	immediate	data from	the accur	nulator		
Description	The imme	ediate data	specified	by the cod	e is subtrac	ted from t	the contents of the accum
	tor, leavir	ng the resu	It in the ac	cumulator	:		
Operation	$ACC \leftarrow A$	CC+x+1					
Affected flag(s)							
	то	PDF	OV	Z	AC	С]
			\checkmark	\checkmark	\checkmark		-
SWAP [m]	Swap nib	bles within	the data i	memory			
Description		order and h	-	nibbles of	the specifi	ed data m	nemory (1 of the data mer
Operation		.0 ↔ [m].7					
Affected flag(s)	[11].0 [11]		[]				
Allected lidg(3)	то	PDF	OV	Z	AC	С]
]
SWAPA [m]	Swap dat	a memory	and place	result in t	he accumu	lator	
Description	The low-o	order and h	igh-order i	nibbles of	the specifie	ed data me	emory are interchanged, v
			-				nemory remain unchanged
Operation	ACC.3~A		n].7~[m].4				
		CC.4 ← [n					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С]
	_						1
					_]



SZ [m]	Skip if da	ta memory	/ is 0			
Description	the curre	nt instructi	e specified on executi 2 cycles). (on, is disc	arded and	a dumm
Operation	Skip if [m	```				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			_	_		—
SZA [m]	Move dat	a memory	to ACC, s	kip if 0		
Description	0, the foll and a dur	owing inst nmy cycle	specified d ruction, fet is replaced ction (1 cyc	tched durin d to get the	ng the curr	ent instru
Operation Affected flag(s)	Skip if [m]=0				
	ТО	PDF	OV	Z	AC	С
		_	_			
SZ [m].i	Skip if bit	i of the da	ita memory	/ is 0		
Description	instructio	n executio	d data men n, is discar erwise proc	ded and a	dummy cy	cle is repla
Operation	Skip if [m].i=0				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
TABRDC [m]	Move the	ROM cod	e (current	page) to T	BLH and o	lata mem
Description		•	M code (cu a memory :		,	•
Operation		OM code (I ROM code	ow byte) e (high byte	e)		
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_		_	_	
TABRDL [m]	Move the	ROM cod	e (last pag	e) to TBLI	H and data	memory
Description			M code (la nd the high			
Operation		OM code (I ROM code	ow byte) e (high byte	e)		
Affected flag(s)	то	חחב		7	40	0
	ТО	PDF	OV	Z	AC	С
				—	—	—




XOR A,[m]	Logical XOR accumulator with data memory						
Description			lator and t and the res				
Operation	$ACC \leftarrow A$	ACC "XOR	" [m]				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
				\checkmark			
XORM A,[m]	Logical X	OR data n	nemory wit	h the accu	ımulator		
Description			d data mei The result			•	
Operation	[m] ← A0	C "XOR"	[m]				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
				\checkmark			
XOR A,x	Logical X	OR immed	liate data t	o the accu	umulator		
Description	Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR eration. The result is stored in the accumulator. The 0 flag is affected.						
	eration. 7	he result i	s stored in	the accur	nulator. Th	e 0 flag i	
Operation		The result in ACC "XOR		the accun	nulator. Th	ie 0 flag i	
Operation Affected flag(s)				the accun	nulator. Th	e 0 flag i	

 $\sqrt{}$



Package Information


48-pin SSOP (300mil) Outline Dimensions



Symbol	Dimensions in mil					
Symbol	Min.	Nom.	Max.			
A	395	—	420			
В	291		299			
С	8		12			
C′	613		637			
D	85		99			
E		25				
F	4		10			
G	25		35			
Н	4	_	12			
α	0°		8°			



64-pin QFP (14×20) Outline Dimensions




Symbol	Dimensions in mm						
Symbol	Min.	Nom.	Max.				
A	18.80		19.20				
В	13.90		14.10				
С	24.80		25.20				
D	19.90	_	20.10				
E	_	1	_				
F	_	0.40	_				
G	2.50		3.10				
Н	_		3.40				
I	_	0.10					
J	1.15	—	1.45				
К	0.10		0.20				
α	0°		7 °				



Product Tape and Reel Specifications

Reel Dimensions




SSOP 48W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.2+0.3 0.2
T2	Reel Thickness	38.2±0.2



Carrier Tape Dimensions



SSOP 48W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2.0 Min.
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
В0	Cavity Width	16.20±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 0755-8616-9908, 8616-9308 Fax: 0755-8616-9533

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office) 709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 028-6653-6590 Fax: 028-6653-6591

Holmate Semiconductor, Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2006 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.