

1. SPECIFICATIONS

1.1 Features

- Full dot-matrix structure with 128 dots *64 dots
- 1/64 Duty, 1/9 bias
- STN LCD, positive, grey display
- Transflective LCD
- 6 o'clock viewing angle
- 8 bits parallel data input, without controller IC
- Built-in negative voltage and LED backlight

1.2 Mechanical Specifications

- Outline dimension : 93.0mm(L) *70.0mm(W)*13.5mm max.(H)
- Viewing area : 72.0mm *40.0mm
- Active area : 66.52mm *33.24mm
- Dot size : 0.48mm *0.48mm
- Dot pitch : 0.52mm *0.52mm

1.3 Absolute Maximum Ratings

Item	Symbol	Conditions	Min.	Max.	Unit
Power supply Voltage	VDD	-	4.5	5.5	V
LCD drive Supply voltage	VDD-VEE	-	8.0	17	V
Input voltage	VIN	-	-0.3	VDD+0.3	V
Operating temperature	TOPR	-	-20	70	°C
Storage temperature	TSTG	-	-30	70	°C
Humidity*1	HD	-	-	90	%RH

1.4 DC Electrical Characteristics

VDD=+5V±10%, VSS=0V, TA=25°C

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Logic Supply voltage	VDD	-	4.5	5	5.5	V
"H" input voltage	VIH	-	0.7VDD	-	VDD	V
"L" input voltage	VIL	-	0	-	0.3VDD	V
"H" output voltage	VOH	-	VDD-0.4	-	-	V
"L" output voltage	VOL	-	-	-	0.4	V
Supply current	IOP	VDD=5V	-	-	13	mA
LCD driving voltage	VLCD	VDD-VO	-	13.6	-	V




1.5 Optical Characteristics


1/64 duty, 1/9 bias, $V_{opr}=13.6V$, $T_a=25^{\circ}C$

Item	Symbol	Conditions	Min.	Typ.	Max	Reference
Viewing angle	θ	$C \geq 2.0, \phi = 0^{\circ}C$	30°	-	-	Notes 1 & 2
Contrast	C	$\theta = 5^{\circ}, \phi = 0^{\circ}$	-	3	-	Note 3
Response time(rise)	t_{on}	$\theta = 5^{\circ}, \phi = 0^{\circ}$	-	140ms	200ms	Note 4
Response time(fall)	t_{off}	$\theta = 5^{\circ}, \phi = 0^{\circ}$	-	300ms	500ms	Note 4

Note 1: Definition of angles θ and ϕ





Note 2: Definition of viewing angles θ_1 and θ_2



Note: Optimum viewing angle with the naked eye and viewing angle θ at C_{max} . Above are not always the same.

Note 3: Definition of contrast C

$$C = \frac{\text{Brightness (reflection) of unselected dot (B2)}}{\text{Brightness (reflection) of selected dot (B1)}}$$



Note:

panel which is displayed 1 cm^2

V_{opr} : Operating voltage
 t_{on} : Response time (rise)

f_{FRM} : Frame frequency
 t_{off} : Response time (fall)



POWERTIP TECHNOLOGY CORPORATION
 DISPLAY DEVICES FOR BETTER ELECTRONIC DESIGN

1.6 Backlight Characteristic

The LCD Module is using a LED backlight

•Maximum Ratings

Item	Symbol	Conditions	Min.	Max.	Unit
Forward current	IF	TA=25°C	-	975	mA
Reverse voltage	VR	TA=25°C	-	8	V
Power dissipation	PO	TA=25°C	-	4.5	W
Operating Temperature	TOPR	-	-20	70	°C
Storage temperature	TSTG	-	-40	80	°C

•Electrical Ratings

TA=25°C

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Forward voltage	VF	IF=390mA	-	4.2	4.6	V
Reverse current	IR	VR=8V	-	-	0.2	mA
Luminous intensity	IV	IF=390mA	184	230	-	cd/m ²
Wavelength	λ_p	IF=390mA	569	573	575	nm
Color	Yellow Green					



2. MODULE STRUCTURE


2.1 Counter Drawing

*See Appendix


2.2 Interface Pin Description

Pin No.	Symbol	Function
1	VSS	Signal ground (GND)
2	VDD	Power supply for logic (+5V)
3	Vo	Operating voltage for LCD (variable)
4	D/ $\overline{I}$	Register selection input High = Data register Low = Instruction register (for write) Busy flag address counter (for read)
5	R/ $\overline{W}$	R/W signal input is used to select the read/write mode High = Read mode, Low = Write mode
6	E	Start enable signal to read or write the data
7-10	DB0~ DB3	Four low order bi-directional three-state data bus lines. Use for data transfer between the MPU and the LCD module. These four are not used during 4-bit operation.
11-14	DB4~ DB7	For high order bi-directional three-state data bus lines. Used for data transfer between the MPU and the LCD module. DB7 can be used as a busy flag.
15	CS1	Chip enable for D2 (segment 1 to segment 64)
16	CS2	Chip enable for D3 (segment 65 to segment 128)
17	$\overline{RST}$	Reset signal
18	Vout	Negative voltage power supply
19	A	Power supply for LED backlight (+)
20	K	Power supply for LED backlight (-)

Contrast Adjust




2.3 Timing Characteristics



MPU write timing





MPU read timing

Characteristic	Symbol	Min.	Typ	Max	Unit
E Cycle	t_C	1000	-	-	ns
E High Level Width	t_{WH}	450	-	-	ns
E Low Level Width	t_{WL}	450	-	-	ns
E Rise Time	t_R	-	-	25	ns
E Fall Time	t_F	-	-	25	ns
Address Set-Up time	t_{ASU}	140	-	-	ns
Address Hold Time	t_{AH}	10	-	-	ns
Data Set-Up Time	t_{SU}	200	-	-	ns
Data Delay Time	t_D	-	-	320	ns
Data Hold Time (Write)	t_{DHW}	10	-	-	ns
Data Hold Time (Read)	t_{DHR}	20	-	-	ns



2.4 Display command

	Code										
	R/	D/I	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
Instructions	W			6		4	3	2	1		Functions
Display on/off	0	0	0	0	1	1	1	1	1	1/0	Controls display on/off. RAM data and internal status are not affected.
Display start line	0	0	1	1	Display start line (0-63)						Specifies the RAM line displayed at the top of the screen.
Set Page (x address)	0	0	1	0	1	1	1	Page (0-7)			Sets the page (X address) of RAM at the page (X address) register.
Set Y address	0	0	0	1	Y address (0-63)						Sets the Y address in the Y address in the counter.
Status read	1	0	Busy	0	ON/OFF	Reset	0	0	0	0	Reads the status. Reads 1: Reset 0: Normal ON/OFF 1: Display off 0: Display on Busy 1: Internal operation 0: Ready
Write display data	0	1	Write data								Writes data DB0 (LSB) to DB7 (MSB) on the data bus into display RAM. Has access to the address of the display RAM specified in advance. After the access, Y address is increased by 1.
Read display data	1	1	Read data								Reads data DB0 (LSB) to DB7 (MSB) from the display RAM to the data bus.

Detailed Explanation

Display On/Off

	R/W	D/I	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Code	0	0	0	0	1	1	1	1	1	D
					MSB					LSB

The display data appears when D is 1 and disappears when D is 0. Though the data is not on the screen with D=0, it remains in the display data RAM. Therefore, you can make it appear by changing D=0 into D=1.



Display Start Line

	R/W	D/I	DB7.....DB0						
Code	0	0	1	1	A	A	A	A	A
	MSB				LSB				

Z address AAAAAA (binary) of the display data RAM is set in the display start line register and displayed at the top of the screen. Figure 1 shows examples of display (1/64 duty cycle) when the start line=0-3. When the display duty cycle is 1/64 or more (ex. 1/32, 1/24 etc.), the data of total line number of LCD screen, from the line specified by display start line instruction, is displayed. See figure 1.

Set page (X address)

	R/W	D/I	DB7.....DB0						
Code	0	0	1	0	1	1	1	A	A
	MSB				LSB				

X address AAA (binary) of the display data RAM is set in the X address register. After that, writing or reading to or from MPU is executed in this specified page until the next page is set. See figure 2.

Set Y Address

	R/W	D/I	DB7.....DB0						
Code	0	0	0	1	A	A	A	A	A
	MSB				LSB				


Y address AAAAAA (binary) of the display data RAM is set in the Y address Counter. After that, Y address counter is increased by 1 every time the data is written or read to or from MPU.

Status Read

	R/W	D/I	DB7.....DB0						
Code	1	0	BUSY	0	ON/OFF	REST	0	0	0
	MSB				LS				

• Busy


When busy is 1, the LSI is executing internal operations. No instructions are accepted while busy is



POWERTIP TECHNOLOGY CORPORATION

DISPLAY DEVICES FOR BETTER ELECTRONIC DESIGN

1, so you should make sure that busy is 0 before writing the next instruction.



- ON/OFF

Shows the liquid crystal display conditions: on condition or off condition.

When on/off is 1, the display is in off condition.

When on/off is 0, the display is in on condition.

- RESET

RESET=1 shows that the system is being initialized. In this condition, no instructions except status read can be accepted.

RESET=0 shows that initializing has finished and the system is in the usual operation condition.

Write Display Data

	R/W	D/I	DB7.....DB0						
Code	0	1	D	D	D	D	D	D	D
	MSB				LSB				

Write 8-bit data DDDDDDDD (binary) into the display data RAM. Then Y address is increased by 1 automatically.


Read Display Data

	R/W	D/I	DB7.....DB0						
Code	1	1	D	D	D	D	D	D	D
	MSB				LSB				


Reads out 8-bit data DDDDDDDD (binary) from the display data RAM. Then Y address is increased by 1 automatically.

One dummy read is necessary right after the address setting. For details, refer to the explanation of output register in "Function of Each Block".







Start line = 0



Start line = 1



Start line = 2



Start line = 3

Figure 1 Relation between Start Line and Display



POWERTIP TECHNOLOGY CORPORATION

DISPLAY DEVICES FOR BETTER ELECTRONIC DESIGN




Figure 2 Address Configuration of Display Data RAM

Note: "128*64" consist of 2 "64*64"

CS1⇒ Chip enable for left 64*64 (segment1 to segment 64)

CS2⇒ Chip enable for right 64*64 (segment 65 to segment 128)



POWERTIP TECHNOLOGY CORPORATION

DISPLAY DEVICES FOR BETTER ELECTRONIC DESIGN

Out Going Inspection Specification


5-1. Inspection Standard : MIL-STD-105E Table Normal Inspection Single Sampling Level II .




5-2. Defect Level : Major Defect AQL 1.0 ; Minor Defect AQL 2.5 .

5-3. Equipment : Gauge · MIL-STD · Powertip Tester · Sample .


5-4. Specification :

N O	Item	Specification	Judge	Level
1	Part Number	Inconsistent with the P/N on the flow chart of production	N.G.	Major
2	Quantity	Inconsistent Q'TY with the flow chart of production	N.G.	Major
3	Electronic characteristics $A = (L + W) \div 2$	Display short	N.G.	Major
		Missing line	N.G.	Major
		Dot missing $A > 1/2$ Dot size	N.G.	Major
		No function	N.G.	Major
		Out put data error	N.G.	Major
4	Appearance $A = (L + W) \div 2$ Dirty particle (Include scratch · bubble)	Material difference with flow chart	N.G.	Major
		LCD Assembled in opposite direction	N.G.	Major
		Bezel assembled in opposite direction	N.G.	Major
		Shadow within LCD V/A + 1.0 mm	N.G.	Major
		Dirty particle $A > 0.4$ mm	N.G.	Minor
		Dirty particle length > 3.0 mm And $0.01\text{mm} < \text{Width} \leq 0.05\text{mm}$ (Width $> 0.05\text{mm}$ Measure by area)	N.G.	Minor
		Without protective film	N.G.	Minor
		Conductive rubber over bezel	N.G.	Minor
5	PCB Appearance $A = (L + W) \div 2$	Burned PCB	N.G.	Major
		Green paint stripped & visible circuit $A > 1.0\text{mm}$ (Finish coat not counted in)	N.G.	Minor
		A particle across the circuit	N.G.	Minor
		Circuit split $> 1/2$ Circuit width	N.G.	Minor
		Any circuit risen	N.G.	Minor
		$0.2\text{mm} < \text{Tin ball area } A \leq 0.4\text{mm}$ And Q'TY > 4 Pieces	N.G.	Minor
		Tin ball area $A > 0.4\text{mm}$	N.G.	Minor

N O	Item	Specification	Judge	Level
6	Molding appearance $A = (L + W) \div 2$	Too soft : Shape by touch changed	N.G.	Major
		Insufficient epoxy : IC circuit or IC pad visible	N.G.	Minor
		Excessive epoxy : Diameter $> 20\text{mm}$ Or High $> 2.5\text{mm}$	N.G.	Minor
		Pin hole through to IC and $A > 0.2\text{mm}$	N.G.	Minor
7	Bezel appearance $A = (L + W) \div 2$	Angle between frame and TAB $> 45^\circ + 10^\circ$	N.G.	Minor
		Electroplate strip $A > 1.0\text{mm}$ (Top view only)	N.G.	Minor
		Rust (Top view only)	N.G.	Minor
		Crack	N.G.	Minor
8	Backlight electric characteristics $A = (L + W) \div 2$	Error backlight color	N.G.	Major
		No function	N.G.	Major
		Any LED dot no function	N.G.	Major
		PIN soldering without tin $A > 1/2$ solder pad	N.G.	Minor
		Solder PIN high $> 1.5\text{mm}$	N.G.	Minor
9	LCD Appearance $A = (L + W) \div 2$	Polarize rise over V/A	N.G.	Minor
		Rainbow $A > 1/3$ bezel V/A	N.G.	Minor
10	Assembly parts $A = (L + W) \div 2$	Components mark unclearly	N.G.	Minor
		Components' distance more than 0.7mm firm the PCB	N.G.	Minor
		Error position not in center $D > 1/2W$	N.G.	Minor
				
		Non- solder area $>$ Twice solder area	N.G.	Minor
		Flux area $A > 1/3$ solder area	N.G.	Minor
		Component broken	N.G.	Minor



The tolerance unless classified $\pm 0.3\text{mm}$



SCALE: 15/1

PIN NO.	SIGNAL
1	VSS
2	Vdd
3	V0
4	D/I
5	R/W
6	E
7	DB0
8	DB1
9	DB2
10	DB3
11	DB4
12	DB5
13	DB6
14	DB7
15	CS1
16	CS2
17	RST
18	Vout
19	A
20	K

圖面發行

87.02.06

POWER TIP TECHNOLOGY

SCALE: 1/1

MODEL NAME: PG 12864LBS-ANN-1

UNIT: mm

ED: PAGE: DRAWN NO.

A: 1/1 PG-95002-003

APPROVER: CHECKER: DRAWN

87.12.12