



PRODUCT MANUAL

Rabbit Family of Microprocessors

Instruction Reference Manual

019-0098 • 070720-J



This manual (or an even more up-to-date revision) is available for free download at the Rabbit website: www.rabbitsemiconductor.com

Rabbit Family of Microprocessors Instruction Set Reference Manual

Part Number 019-0098 • 070720–J • Printed in U.S.A.

©2007 Rabbit Semiconductor Inc. • All rights reserved.

No part of the contents of this manual may be reproduced or transmitted in any form or by any means without the express written permission of Rabbit Semiconductor.

Permission is granted to make one or more copies as long as the copyright page contained therein is included. These copies of the manuals may not be let or sold for any reason without the express written permission of Rabbit Semiconductor.

Rabbit Semiconductor reserves the right to make changes and improvements to its products without providing notice.

Trademarks

Rabbit and Dynamic C[®] are registered trademarks of Rabbit Semiconductor.

Table of Contents

Rabbit Instructions Listed Alphabetically	1
Rabbit Instructions Listed by Group	5
Chapter 1. Definitions and Conventions	15
Chapter 2. Rabbit Processor Registers	21
Chapter 3. OpCode Descriptions.	23
Chapter 4. Quick Reference Guide	345
Chapter 5. Opcode Map	359

Rabbit Instructions Listed Alphabetically

All Rabbit processor instructions are listed below. Note that some instructions have two entries. The first one is for the Rabbit 2000/3000 version of the instruction. The second entry is for the Rabbit 4000 version of the instruction.

A

ADC A,n	24
ADC A,r	25, 26
ADC A,(HL)	27, 27
ADC A,(IX+d)	28
ADC A,(IY+d)	28
ADC HL,ss	29
ADD A,n	30
ADD A,r	31, 32
ADD A,(HL)	33, 33
ADD A,(IX+d)	34
ADD A,(IY+d)	34
ADD HL,JK	35
ADD HL,ss	36
ADD IX,xx	37
ADD IY,yy	37
ADD JKHL,BCDE	38
ADD SP,d	39
ALTD	40
AND HL,DE	41
AND IX,DE	42
AND IY,DE	42
AND JKHL,BCDE	43
AND n	44
AND r	45, 46
AND (HL)	47, 48
AND (IX+d)	49
AND (IY+d)	49

B

BIT b,r	50
BIT b,(HL)	51
BIT b,(IX+d)	52
BIT b,(IY+d)	52
BOOL HL	53
BOOL IX	54
BOOL IY	54

C

CALL mn	55
CALL (HL)	56
CALL (IX)	56
CALL (IY)	56
CBM n	57
CCF	58

CLR HL	59
CONVC pp	60
CONVD pp	61
COPY	62
COPYR	63
CP HL,d	64
CP HL,DE	65
CP JKHL,BCDE	66
CP n	67
CP r	68, 69
CP (HL)	70, 71
CP (IX+d)	72
CP (IY+d)	72
CPL	73

D

DEC IX	74
DEC IY	74
DEC r	75
DEC ss	76
DEC (HL)	77
DEC (IX+d)	77
DEC (IY+d)	77
DJNZ label	78
DWJNZ label	79

E

EX AF,AF'	80
EX BC,HL	81
EX BC',HL	81
EX DE',HL	82
EX DE,HL	82
EX JKHL,BCDE	84
EX JK,HL	83
EX JK',HL	83
EX (SP),HL	85
EX (SP),IX	86
EX (SP),IY	86
EXP	87
EXX	88

F

FLAG cc,HL	89
FSYSCALL	90

I

IBOX A	91
IDET	92
INC IX	93
INC IY	93
INC r	94
INC ss	95
INC (HL)	96
INC (IX+d)	96
INC (IY+d)	96
IOE	97
IOI	97
IPRES	98
IPSET 0	99
IPSET 1	99
IPSET 2	99
IPSET 3	99

J

JP cx,mn	100
JP f,mn	101
JP mn	102
JP (HL)	102
JP (IX)	102
JP (IY)	102
JR cc,label	103
JR cx,label	104
JR label	105
JRE cc,label	106
JRE cx,label	107
JRE label	108

L

LCALL x,mn	109
LD A,EIR	110
LD A,HTR	111
LD A,IIR	110
LD A,XPC	112
LD A,(BC)	113
LD A,(DE)	113
LD A,(IX+A)	114
LD A,(IY+A)	114
LD A,(mn)	113
LD A,(ps+d)	115
LD A,(ps+HL)	116

LD BCDE,n	122	LD pd,JKHL	155	LD (pd+d),rr	193
LD BCDE,ps	117	LD pd,klmn	156	LD (pd+HL),A	194
LD BCDE,(HL)	118	LD pd,ps	157	LD (pd+HL),BCDE	195
LD BCDE,(IX+d)	119	LD pd,ps+d	158	LD (pd+HL),JKHL	196
LD BCDE,(IY+d)	119	LD pd,ps+DE	159	LD (pd+HL),ps	197
LD BCDE,(mn)	119	LD pd,ps+HL	160	LD (pd+HL),rr	198
LD BCDE,(ps+d)	120	LD pd,ps+IX	161	LD (SP+HL),BCDE	199
LD BCDE,(ps+HL)	121	LD pd,ps+IY	162	LD (SP+HL),JKHL	199
LD BCDE,(SP+HL)	122	LD pd,(HTR+HL)	163	LD (SP+n),BCDE	201
LD BCDE,(SP+n)	122	LD pd,(ps+d)	164	LD (SP+n),HL	200
LD BC,HL	123	LD pd,(ps+HL)	165	LD (SP+n),IX	200
LD dd',BC	124	LD pd,(SP+n)	166	LD (SP+n),IY	200
LD dd',DE	124	LD rr,(ps+d)	167	LD (SP+n),JKHL	201
LD dd,mn	125	LD rr,(ps+HL)	168	LD (SP+n),ps	202
LD dd,(mn)	126	LD r,g	169, 170	LDD	203
LD DE,HL	127	LD r,n	171	LDDR	204
LD EIR,A	128	LD r,(HL)	172	LDDSR	205
LD HL,BC	129	LD r,(IX+d)	173	LDF A,(lmn)	206
LD HL,DE	129	LD r,(IY+d)	173	LDF BCDE,(lmn)	207
LD HL,IX	130	LD SP,HL	174	LDF HL,(lmn)	206
LD HL,IY	130	LD SP,IX	174	LDF JKHL,(lmn)	207
LD HL,LXPC	135	LD SP,IY	174	LDF pd,(lmn)	208
LD HL,(HL+d)	131	LD XPC,A	175	LDF rr,(lmn)	209
LD HL,(IX+d)	131	LD (BC),A	176	LDF (lmn),A	210
LD HL,(IY+d)	131	LD (DE),A	176	LDF (lmn),BCDE	211
LD HL,(mn)	131	LD (HL),BCDE	177	LDF (lmn),HL	210
LD HL,(ps+BC)	132	LD (HL),JKHL	178	LDF (lmn),JKHL	211
LD HL,(ps+d)	133	LD (HL),n	176	LDF (lmn),ps	212
LD HL,(SP+HL)	134	LD (HL),r	176	LDF (lmn),rr	213
LD HL,(SP+n)	137	LD (HL+d),HL	179	LDI	203
LD HTR,A	136	LD (IX+d),BCDE	181	LDIR	204
LD IIR,A	128	LD (IX+d),HL	180	LDISR	205
LD IX,HL	138	LD (IX+d),JKHL	181	LDL pd,DE	214
LD IX,mn	138	LD (IX+d),n	180	LDL pd,HL	215
LD IX,(mn)	139	LD (IX+d),r	180	LDL pd,IX	216
LD IX,(SP+n)	140	LD (IY+d),BCDE	182	LDL pd,IY	217
LD IY,HL	138	LD (IY+d),HL	183	LDL pd,mn	218
LD IY,mn	138	LD (IY+d),JKHL	182	LDL pd,(SP+n)	219
LD IY,(mn)	141	LD (IY+d),n	183	LDP HL,(HL)	220
LD IY,(SP+n)	142	LD (IY+d),r	183	LDP HL,(IX)	220
LD JKHL,d	143	LD (mn),A	184	LDP HL,(IY)	220
LD JKHL,ps	144	LD (mn),BCDE	185	LDP HL,(mn)	221
LD JKHL,(HL)	145	LD (mn),HL	184	LDP IX,(mn)	221
LD JKHL,(IX+d)	147	LD (mn),IX	184	LDP IY,(mn)	221
LD JKHL,(IY+d)	147	LD (mn),IY	184	LDP (HL),HL	222
LD JKHL,(mn)	148	LD (mn),JK	186	LDP (IX),HL	222
LD JKHL,(ps+d)	149	LD (mn),JKHL	185	LDP (IY),HL	222
LD JKHL,(ps+HL)	150	LD (mn),ss	184	LDP (mn),HL	223
LD JKHL,(SP+HL)	146	LD (pd+BC),HL	187	LDP (mn),IX	223
LD JKHL,(SP+n)	151	LD (pd+d),A	188	LDP (mn),IY	223
LD JK,mn	152	LD (pd+d),BCDE	189	LJP x,mn	224
LD JK,(mn)	153	LD (pd+d),HL	190	LLCALL lxpc,mn	225
LD LXPC,HL	175	LD (pd+d),JKHL	191	LLCALL (JKHL)	226
LD pd,BCDE	154	LD (pd+d),ps	192	LLJP cc,lxpc,mn	227

LLJP cx,lxpc,mn	228
LLJP lxpc,mn	229
LLRET	230
LRET	231
LSDDR	232
LSDR	233
LSIDR	232
LSIR	233

M

MUL	234
MULU	235

N

NEG	236
NEG BCDE	237
NEG HL	238
NEG JKHL	237
NOP	239

O

OR A	240
OR HL,DE	241
OR IX,DE	242
OR IY,DE	242
OR JKHL,BCDE	243
OR n	244
OR r	245, 246
OR (HL)	247, 248
OR (IX+d)	249
OR (IY+d)	249

P

POP BCDE	250
POP IP	251
POP IX	251
POP IY	251
POP JKHL	250
POP pd	252
POP SU	253
POP zz	254
PUSH BCDE	256
PUSH IP	255
PUSH IX	255
PUSH IY	255
PUSH JKHL	256
PUSH mn	257
PUSH ps	258
PUSH SU	259
PUSH zz	260

R

RDMODE	261
RES b,r	262
RES b,(HL)	263
RES b,(IX+d)	264
RES b,(IY+d)	264
RET	265
RET f	266
RETI	267
RL BC	268
RL b,BCDE	269
RL b,JKHL	270
RL DE	271
RL HL	268
RL r	272
RL (HL)	273
RL (IX+d)	273
RL (IY+d)	273
RLA	274
RLB A,BCDE	275
RLB A,JKHL	275
RLC BC	276
RLC b,BCDE	277
RLC b,JKHL	278
RLC DE	276
RLC r	279
RLC (HL)	280
RLC (IX+d)	280
RLC (IY+d)	280
RLC 8,BCDE	281
RLC 8,JKHL	281
RLCA	282
RR BC	283
RR b,BCDE	284
RR b,JKHL	284
RR DE	285
RR HL	285
RR IX	286
RR IY	286
RR r	287
RR (HL)	288
RR (IX+d)	288
RR (IY+d)	288
RRA	289
RRB A,BCDE	290
RRB A,JKHL	290
RRC BC	291
RRC b,BCDE	292
RRC b,JKHL	292
RRC DE	291
RRC r	293
RRC (HL)	294
RRC (IX+d)	294

RRC (IY+d)	294
RRC 8,BCDE	295
RRC 8,JKHL	295
RRCA	296
RST v	297

S

SBC A,n	298
SBC A,r	299, 300
SBC A,(HL)	301, 302
SBC HL,ss	303
SBC (IX+d)	304
SBC (IY+d)	304
SBOX A	305
SCF	306
SET b,r	307
SET b,(HL)	308
SET b,(IX+d)	309
SET b,(IY+d)	309
SETSYSP mn	310
SETUSR	311
SETUSRP mn	312
SJP label	313
SLA bb,BCDE	314
SLA bb,JKHL	314
SLA r	315
SLA (HL)	316
SLA (IX+d)	316
SLA (IY+d)	316
SLL b,BCDE	317
SLL b,JKHL	317
SRA b,BCDE	318
SRA b,JKHL	318
SRA r	319
SRA (HL)	320
SRA (IX+d)	320
SRA (IY+d)	320
SRL bb,BCDE	321
SRL bb,JKHL	321
SRL r	322
SRL (HL)	323
SRL (IX+d)	323
SRL (IY+d)	323
SUB HL,DE	324
SUB HL,JK	324
SUB JKHL,BCDE	324
SUB n	325
SUB r	326, 327
SUB (HL)	328, 329
SUB (IX+d)	330
SUB (IY+d)	330
SURES	331
SYSCALL	332

Rabbit Instructions Listed by Group

All Rabbit processor instructions are listed below by group. Note that some instructions have two entries, e.g., ADC A,r. The first one is for the Rabbit 2000/3000 version of the instruction. The second entry is for the Rabbit 4000 version of the instruction.

Address Translation

CONVC pp	60
CONVD pp	61

Arithmetic Operations

8-Bit

ADC A,(HL)	27
ADC A,(IX+d)	28
ADC A,(IY+d)	28
ADC A,n	24
ADC A,r	25
ADC A,r (Rabbit 4000)	26
ADD A,(HL)	33
ADD A,(IX+d)	34
ADD A,(IY+d)	34
ADD A,n	30
ADD A,r	31
ADD A,r (Rabbit 4000)	32
NEG	236
SBC (IX+d)	304
SBC (IY+d)	304
SBC A,(HL)	301
SBC A,(HL) (Rabbit 4000)	302
SBC A,n	298
SBC A,r	299
SBC A,r (Rabbit 4000)	300
SUB (HL)	328
SUB (HL) (Rabbit 4000)	329
SUB (IX+d)	330
SUB (IY+d)	330
SUB n	325
SUB r	326
SUB r (Rabbit 4000)	327

16-Bit

ADC HL,ss	29
ADD HL,JK	35
ADD HL,ss	36
ADD IX,xx	37
ADD IY,yy	37
ADD SP,d	39
NEG HL	238
SBC HL,ss	303
SUB HL,DE	324
SUB HL,JK	324

UMS	336
-----	-----

32-Bit

ADD JKHL,BCDE	38
MUL	234
MULU	235
NEG BCDE	237
NEG JKHL	237
SUB JKHL,BCDE	324

Bit Operations

BIT b,(HL)	51
BIT b,(IX+d)	52
BIT b,(IY+d)	52
BIT b,r	50
RES b,(HL)	263
RES b,(IX+d)	264
RES b,(IY+d)	264
RES b,r	262
SET b,(HL)	308
SET b,(IX+d)	309
SET b,(IY+d)	309
SET b,r	307

Block Copy

COPY	62
COPYR	63
LDDR	204
LDDSR	205
LDIR	204
LDISR	205
LSDDR	232
LSDR	233
LSIDR	232
LSIR	233

Byte Copy

LDD	203
LDI	203

Comparison

8-Bit

CP (HL)	70
CP (HL) (Rabbit 4000)	71

CP (IX+d)	72
CP (IY+d)	72
CP HL,d	64
CP n	67
CP r	68
CP r x	69

16-Bit

CP HL,DE	65
----------------	----

32-Bit

CP JKHL,BCDE	66
--------------------	----

Control Transfer

CALL (HL)	56
CALL (IX)	56
CALL (IY)	56
CALL mn	55
DJNZ label	78
DWJNZ label	79
FSYSCALL	90
JP (HL)	102
JP (IX)	102
JP (IY)	102
JP cx,mn	100
JP f,mn	101
JP mn	102
JR cc,label	103
JR cx,label	104
JR label	105
JRE cc,label	106
JRE cx,label	107
JRE label	108
LCALL x,mn	109
LJP x,mn	224
LLCALL (JKHL)	226
LLCALL lxc,mn	225
LLJP cc,lxc,mn	227
LLJP cx,lxc,mn	228
LLJP lxc,mn	229
LLRET	230
LRET	231
RET	265
RET f	266
RETI	267
SJP label	313

Encryption Support

IBOX A	91
SBOX A	305

Exchange Operations

EX (SP),HL	85
------------------	----

EX (SP),IX	86
EX (SP),IY	86
EX AF,AF'	80
EX BC,HL	81
EX BC',HL	81
EX DE,HL	82
EX DE',HL	82
EX JK,HL	83
EX JK',HL	83
EX JKHL,BCDE	84
EXP	87
EXX	88

Flag Operations

CCF	58
FLAG cc,HL	89
RDMODE	261
SCF	306

Increment and Decrement

16-Bit

DEC IX	74
DEC IY	74
DEC ss	76
DWJNZ label	79
INC IX	93
INC IY	93
INC ss	95

8-Bit

DEC (HL)	77
DEC (IX+d)	77
DEC (IY+d)	77
DEC r	75
DJNZ label	78
INC (HL)	96
INC (IX+d)	96
INC (IY+d)	96
INC r	94

Instruction Prefixes

ALTD	40
IOE	97
IOI	97

Interrupts

IPRES	98
IPSET 0	99
IPSET 1	99
IPSET 2	99
IPSET 3	99
RST v	297

Logical Operations

8-Bit

AND (HL)	47
AND (HL) (R4000)	48
AND (IX+d)	49
AND (IY+d)	49
AND n	44
AND r	45
AND r (R4000)	46
CBM n	57
OR (HL)	247
OR (HL) (Rabbit 4000)	248
OR (IX+d)	249
OR (IY+d)	249
OR A	240
OR n	244
OR r	245
XOR (HL)	341
XOR (HL) (Rabbit 4000)	342
XOR (IX+d)	343
XOR (IY+d)	343
XOR n	338
XOR r	339

16-Bit

AND HL,DE	41
AND IX,DE	42
AND IY,DE	42
BOOL HL	53
BOOL IX	54
BOOL IY	54
OR HL,DE	241
OR IX,DE	242
OR IY,DE	242
TEST	334
XOR HL,DE	337

32-Bit

AND JKHL,BCDE	43
OR JKHL,BCDE	243
TEST	334
XOR JKHL,BCDE	337

Miscellaneous

CLR HL	59
CPL	73
NOP	239

Rotate and Shift Operations

8-Bit

RL (HL)	273
RL (IX+d)	273
RL (IY+d)	273

RL r	272
RLA	274
RLC (HL)	280
RLC (IX+d)	280
RLC (IY+d)	280
RLC r	279
RLCA	282
RR (HL)	288
RR (IX+d)	288
RR (IY+d)	288
RR r	287
RRA	289
RRC (HL)	294
RRC (IX+d)	294
RRC (IY+d)	294
RRC r	293
RRCA	296
SLA (HL)	316
SLA (IX+d)	316
SLA (IY+d)	316
SLA r	315
SRA (HL)	320
SRA (IX+d)	320
SRA (IY+d)	320
SRA r	319
SRL (HL)	323
SRL (IX+d)	323
SRL (IY+d)	323
SRL r	322

16-Bit

RL BC	268
RL DE	271
RL HL	268
RLC BC	276
RLC DE	276
RR BC	283
RR DE	285
RR HL	285
RR IX	286
RR IY	286
RRC BC	291
RRC DE	291

32-Bit

RL b,BCDE	269
RL b,JKHL	270
RLA 8,JKHL	275
RLB A,BCDE	275
RLC 8,BCDE	281
RLC 8,JKHL	281
RLC b,BCDE	277
RLC b,JKHL	278
RR b,BCDE	284
RR b,JKHL	284

RRB A,BCDE	290
RRB A,JKHL	290
RRC 8,BCDE	295
RRC 8,JKHL	295
RRC b,BCDE	292
RRC b,JKHL	292
SLA b,BCDE	314
SLA b,JKHL	314
SLL b,BCDE	317
SLL b,JKHL	317
SRA b,BCDE	318
SRA b,JKHL	318
SRL bb,BCDE	321
SRL bb,JKHL	321

Stack Operations

8-Bit

POP IP	251
POP SU	253
PUSH SU	259

16-Bit

POP IX	251
POP IY	251
POP zz	254
PUSH IP	255
PUSH IX	255
PUSH IY	255
PUSH zz	260

32-Bit

POP BCDE	250
POP JKHL	250
POP pd	252
PUSH BCDE	256
PUSH JKHL	256

System/User Mode

FSYSCALL	90
IDET	92
POP SU	253
PUSH SU	259
RDMODE	261
SETSYSP mn	310
SETUSR	311
SETUSRP mn	312
SURES	331
SYSCALL	332
SYSRET	333

Use of Specialized Registers

ADD SP,d	39
LD EIR,A	128
LD IIR,A	128
LD LXPC,HL	175
LD SP,HL	174
LD SP,IX	174
LD SP,IY	174
LD XPC,A	175

Xmem Access

LJP x,mn	224
LLCALL (JKHL)	226
LLCALL lxc,mn	225
LLJP cc,lxc,mn	227
LLJP cx,lxc,mn	228
LLJP lxc,mn	229
LLRET	230
LRET	231

Load Instructions

Load Immediate Data to Register

8-Bit

LD r,n171

16-Bit

LD dd,mn125
LD IX,mn138
LD IY,mn138
LD JK,mn152

32-Bit

LD BCDE,n122
LD JKHL,d143
LD pd,klmn156
LDL pd,mn218

Store Immediate Data to Address

LD (HL),n176
LD (IX+d),n180
LD (IY+d),n183

Register to Register Load

8-Bit

LD A,EIR110
LD A,HTR111
LD A,IIR110
LD A,XPC112
LD EIR,A128
LD HTR,A136
LD IIR,A128
LD r,g169
LD r,g (Rabbit 4000)170
LD XPC,A175

12-Bit

LD HL,LXPC135
LD LXPC,HL175

16-Bit

LD BC,HL123
LD dd',BC124
LD dd',DE124
LD DE,HL127
LD HL,BC129
LD HL,DE129
LD HL,IX130
LD HL,IY130
LD IX,HL138
LD IY,HL138
LD SP,HL174
LD SP,IX174

LD SP,IY174
LDL pd,DE214
LDL pd,HL215
LDL pd,IX216
LDL pd,IY217

32-Bit

LD BCDE,ps117
LD JKHL,ps144
LD pd,BCDE154
LD pd,JKHL155
LD pd,ps157
LD pd,ps+d158
LD pd,ps+DE159
LD pd,ps+HL160
LD pd,ps+IX161
LD pd,ps+IY162

Address to Register Load

8-Bit

LD A,(BC)113
LD A,(DE)113
LD A,(IX+A)114
LD A,(IY+A)114
LD A,(mn)113
LD A,(ps+d)115
LD A,(ps+HL)116
LD r,(HL)172
LD r,(IX+d)173
LD r,(IY+d)173

16-Bit

LD dd,(mn)126
LD HL,(HL+d)131
LD HL,(IX+d)131
LD HL,(IY+d)131
LD HL,(mn)131
LD HL,(ps+BC)132
LD HL,(ps+d)133
LD HL,(SP+HL)134
LD HL,(SP+n)137
LD IX,(mn)139
LD IX,(SP+n)140
LD IY,(mn)141
LD IY,(SP+n)142
LD JK,(mn)153
LD rr,(ps+d)167
LD rr,(ps+HL)168

32-Bit

LD BCDE,(HL)118
LD BCDE,(IX+d)119

LD BCDE,(IY+d)	119
LD BCDE,(mn)	119
LD BCDE,(ps+d)	120
LD BCDE,(ps+HL)	121
LD BCDE,(SP+HL)	122
LD BCDE,(SP+n)	122
LD JKHL,(HL)	145
LD JKHL,(IX+d)	147
LD JKHL,(IY+d)	147
LD JKHL,(mn)	148
LD JKHL,(ps+d)	149
LD JKHL,(ps+HL)	150
LD JKHL,(SP+HL)	146
LD JKHL,(SP+n)	151
LD pd,(HTR+HL)	163
LD pd,(ps+d)	164
LD pd,(ps+HL)	165
LD pd,(SP+n)	166
LDL pd,(SP+n)	219

Store Register to Address

8-Bit

LD (BC),A	176
LD (DE),A	176
LD (HL),r	176
LD (IX+d),r	180
LD (IY+d),r	183
LD (mn),A	184
LD (pd+d),A	188
LD (pd+HL),A	194

16-Bit

LD (HL+d),HL	179
LD (IX+d),HL	180
LD (IY+d),HL	183
LD (mn),HL	184
LD (mn),IX	184
LD (mn),IY	184
LD (mn),JK	186
LD (mn),ss	184
LD (pd+BC),HL	187
LD (pd+d),HL	190
LD (pd+d),rr	193
LD (pd+HL),rr	198
LD (SP+n),HL	200
LD (SP+n),IX	200
LD (SP+n),IY	200

32-Bit

LD (HL),BCDE	177
LD (HL),JKHL	178
LD (IX+d),BCDE	181
LD (IX+d),JKHL	181
LD (IY+d),BCDE	182

LD (IY+d),JKHL	182
LD (mn),BCDE	185
LD (mn),JKHL	185
LD (pd+d),BCDE	189
LD (pd+d),JKHL	191
LD (pd+d),ps	192
LD (pd+HL),BCDE	195
LD (pd+HL),JKHL	196
LD (pd+HL),ps	197
LD (SP+HL),BCDE	199
LD (SP+HL),JKHL	199
LD (SP+n),BCDE	201
LD (SP+n),JKHL	201
LD (SP+n),ps	202

20-Bit Address Access

LDP (HL),HL	222
LDP (IX),HL	222
LDP (IY),HL	222
LDP (mn),HL	223
LDP (mn),IX	223
LDP (mn),IY	223
LDP HL,(mn)	221
LDP IX,(mn)	221
LDP IY,(mn)	221

24-Bit Address Access

LDF (lmn),A	210
LDF (lmn),BCDE	211
LDF (lmn),HL	210
LDF (lmn),JKHL	211
LDF (lmn),ps	212
LDF (lmn),rr	213
LDF A,(lmn)	206
LDF BCDE,(lmn)	207
LDF HL,(lmn)	206
LDF JKHL,(lmn)	207
LDF pd,(lmn)	208
LDF rr,(lmn)	209

Rabbit 3000A and Rabbit 4000

New Instructions for the Rabbit 4000

ADD HL,JK	35
ADD JKHL,BCDE	38
AND JKHL,BCDE	43
CALL (HL)	56
CALL (IX)	56
CALL (IY)	56
CBM n	57
CLR HL	59
CONVC pp	60
CONVD pp	61
COPY	62
COPYR	63
CP HL,d	64
CP HL,DE	65
CP JKHL,BCDE	66
DWJNZ label	79
EX BC,HL	81
EX BC',HL	81
EX JK,HL	83
EX JK',HL	83
EX JKHL,BCDE	84
EXP	87
FLAG cc,HL	89
FSYSCALL	90
IBOX A	91
JR cx,label	104
JRE cc,label	106
JRE cx,label	107
JRE label	108
LD (HL),BCDE	177
LD (HL),JKHL	178
LD (IX+d),BCDE	181
LD (IX+d),JKHL	181
LD (IY+d),BCDE	182
LD (IY+d),JKHL	182
LD (mn),BCDE	185
LD (mn),JK	186
LD (mn),JKHL	185
LD (pd+BC),HL	187
LD (pd+d),A	188
LD (pd+d),BCDE	189
LD (pd+d),HL	190
LD (pd+d),JKHL	191
LD (pd+d),ps	192
LD (pd+d),rr	193
LD (pd+HL),A	194
LD (pd+HL),BCDE	195
LD (pd+HL),JKHL	196
LD (pd+HL),ps	197

LD (pd+HL),rr	198
LD (SP+HL),BCDE	199
LD (SP+HL),JKHL	199
LD (SP+n),BCDE	201
LD (SP+n),JKHL	201
LD (SP+n),ps	202
LD A,(IX+A)	114
LD A,(IY+A)	114
LD A,(ps+d)	115
LD A,(ps+HL)	116
LD BC,HL	123
LD BCDE,(HL)	118
LD BCDE,(IX+d)	119
LD BCDE,(IY+d)	119
LD BCDE,(mn)	119
LD BCDE,(ps+d)	120
LD BCDE,(ps+HL)	121
LD BCDE,(SP+HL)	122
LD BCDE,(SP+n)	122
LD BCDE,n	122
LD BCDE,ps	117
LD DE,HL	127
LD HL,(ps+BC)	132
LD HL,(ps+d)	133
LD HL,(SP+HL)	134
LD HL,BC	129
LD HL,DE	129
LD HL,LXPC	135
LD JK,(mn)	153
LD JK,mn	152
LD JKHL,(HL)	145
LD JKHL,(IX+d)	147
LD JKHL,(IY+d)	147
LD JKHL,(mn)	148
LD JKHL,(ps+d)	149
LD JKHL,(ps+HL)	150
LD JKHL,(SP+HL)	146
LD JKHL,(SP+n)	151
LD JKHL,d	143
LD JKHL,ps	144
LD LXPC,HL	175
LD pd,(HTR+HL)	163
LD pd,(ps+d)	164
LD pd,(ps+HL)	165
LD pd,(SP+n)	166
LD pd,BCDE	154
LD pd,JKHL	155
LD pd,klmn	156
LD pd,ps	157
LD pd,ps+d	158
LD pd,ps+DE	159

LD pd,ps+HL	160
LD pd,ps+IX	161
LD pd,ps+IY	162
LD rr,(ps+d)	167
LD rr,(ps+HL)	168
LDF (lmn),A	210
LDF (lmn),BCDE	211
LDF (lmn),HL	210
LDF (lmn),JKHL	211
LDF (lmn),ps	212
LDF (lmn),rr	213
LDF A,(lmn)	206
LDF BCDE,(lmn)	207
LDF HL,(lmn)	206
LDF JKHL,(lmn)	207
LDF pd,(lmn)	208
LDF rr,(lmn)	209
LDL pd,(SP+n)	219
LDL pd,DE	214
LDL pd,HL	215
LDL pd,IX	216
LDL pd,IY	217
LDL pd,mn	218
LLCALL (JKHL)	226
LLCALL lxc,mn	225
LLJP cc,lxc,mn	227
LLJP cx,lxc,mn	228
LLJP lxc,mn	229
LLRET	230
MULU	235
NEG BCDE	237
NEG HL	238
NEG JKHL	237
OR JKHL,BCDE	243
POP BCDE	250
POP JKHL	250
POP pd	252
PUSH BCDE	256
PUSH JKHL	256
PUSH mn	257
PUSH ps	258
RL b,BCDE	269
RL b,JKHL	270
RL BC	268
RL HL	268
RLB A,BCDE	275
RLB A,JKHL	275
RLC 8,BCDE	281
RLC 8,JKHL	281
RLC b,BCDE	277
RLC b,JKHL	278
RLC BC	276
RLC DE	276
RR b,BCDE	284

RR b,JKHL	284
RR BC	283
RRB A,BCDE	290
RRB A,JKHL	290
RRC 8,BCDE	295
RRC 8,JKHL	295
RRC b,BCDE	292
RRC b,JKHL	292
RRC BC	291
RRC DE	291
SBOX A	305
SETSYSP mn	310
SETUSRP mn	312
SLA b,BCDE	314
SLA b,JKHL	314
SLL b,BCDE	317
SLL b,JKHL	317
SRA b,BCDE	318
SRA b,JKHL	318
SRL bb,BCDE	321
SRL bb,JKHL	321
SUB HL,DE	324
SUB HL,JK	324
SUB JKHL,BCDE	324
SYSRET	333
TEST	334
XOR HL,DE	337
XOR JKHL,BCDE	337

Changed Instructions for the Rabbit 4000

ADC A,(HL)	27
ADC A,r	26
ADD A,(HL)	33
ADD A,r	32
AND (HL)	48
AND r	46
CP (HL)	71
CP r	69
OR (HL)	248
OR r	246
SBC A,(HL)	302
SBC A,r	300
SUB (HL)	329
SUB r	327
XOR (HL)	342
XOR r	340

New Instructions for the Rabbit 3000A

IDET	92
LDDSR	205
LDISR	205
LSDDR	232
LSDR	233

LSIDR	232
LSIR	233
POP SU	253
PUSH SU	259
RDMODE	261
SETUSR	311
SURES	331
SYSCALL	332
UMA	335
UMS	336

Chapter 1. Definitions and Conventions

This chapter describes the formatting of information that explains the Rabbit assembly instructions. The symbols and condition codes used in the instruction mnemonics are listed and described. At the end of the chapter is a short list of definitions.

1.1 Instruction Table Key

For the most part, you will find two tables that explain an instruction. The Instruction table is defined by the following columns:

- **Opcode:** A hexadecimal representation of the value that the mnemonic instruction represents.
- **Instruction:** The mnemonic syntax of the instruction.
- **Clocks:** The number of clock cycles it takes to complete this instruction; e.g., 4(2,2). The numbers in parenthesis are a breakdown of the total clocks. The number of clocks instructions take follows a general pattern. There are several Rabbit instructions that do not adhere to this pattern. Some instructions take more clocks and some have been enhanced to take fewer clocks.

The number of clock cycles assumes an 8-bit memory device. The Rabbit 4000 has advanced bus modes that interface with 16-bit memories and also page mode memories. Please see the *Rabbit 4000 User's Manual* for more information regarding the use of these other memories.

Table 1: Typical Clocks Breakdown

Process	Clocks
Each byte of the opcode	2
Each data byte read	2
Write to memory or external IO	3
Write to internal IO	2
Internal operation or computation	1

- **Operation:** A symbolic representation of the operation performed.

1.2 ALTD, I/O and Flags Table Keys

The second table for an instruction identifies how executing that instruction affects the flags register and also how the instruction is affected by the instruction prefixes ALTD, IOI and IOE.

Table 2: Flag Register Key

S	Z	L/V	C	Description
•				Sign flag affected; set if result is negative, cleared if result is positive
-				Sign flag not affected
	•			Zero flag affected; set if result is zero, cleared if result is not zero.
	-			Zero flag not affected
		L		Logical/Overflow flag contains logical check result; set if result is one, cleared if result is zero.
		V		Logical/Overflow flag set on arithmetic overflow result, cleared if there was no arithmetic overflow
		0		Logical/Overflow flag is cleared
		•		Logical/Overflow flag is affected
			•	Carry flag is affected
			-	Carry flag is not affected
			0	Carry flag is cleared
			1	Carry flag is set

Table 3: ALTD (“A” Column) Symbol Key

Flag			Description
F	R	SP	
•			ALTD selects alternate flags
	•		ALTD selects alternate destination register
		•	ALTD operation is a special case

Table 4: IOI and IOE (“I” Column) Symbol Key

Flag		Description
S	D	
•		IOI and IOE affect source
	•	IOI and IOE affect destination

1.3 Memory Modes

There are two memory modes available in the Rabbit 2000 and Rabbit 3000: logical and physical. The Rabbit 4000 has three memory modes: logical, physical and pointer indirect.

1.4 Instruction Symbols Key

This table describes the symbols used in the instruction descriptions.

Table 5: Symbols Used in Instruction Descriptions

Symbol	Symbol Meaning
<i>b</i>	Bit select (000 = bit 0, 001 = bit 1, 010 = bit 2, 011 = bit 3, 100 = bit 4, 101 = bit 5, 110 = bit 6, 111 = bit 7)
<i>cc</i>	Condition code select (00 = NZ, 01 = Z, 10 = NC, 11 = C)
<i>cx</i>	Condition code select (00 = GT, 01 = GTU, 10 = LT, 11 = V)
<i>d</i>	8-bit signed integer, in the range [-128, 127]. Expressed in two's complement.
<i>dd</i>	16-bit register select-destination (00 = BC, 01 = DE, 10 = HL, 11 = SP)
<i>dd'</i>	16-bit register select-alternate (00 = BC', 01 = DE', 10 = HL')
<i>e</i>	8-bit signed displacement added to PC
<i>ee</i>	16-bit signed displacement added to PC
<i>f</i>	Condition code select (000 = NZ, 001 = Z, 010 = NC, 011 = C, 100 = LZ/NV, 101 = LO/V, 110 = P, 111 = M)
<i>m</i>	Most significant bits (MSB) of a 16-bit constant
<i>mn</i>	16-bit constant
<i>lmn</i>	24-bit constant
<i>lxpc</i>	12-bit XPC
<i>n</i>	8-bit constant or the least significant bits (LSB) of a 16-bit constant
<i>ps, pd</i>	32-bit register select: 1000 = PW, 1001 = PX, 1010 = PY, 1011 = PZ
<i>pp</i>	32-bit register select: 00 = PW, 01 = PX, 10 = PY, 11 = PZ
<i>r, g</i>	8-bit register select: 000 = B, 001 = C, 010 = D, 011 = E, 100 = H, 101 = L, 111 = A
<i>rr</i>	16-bit register select: 00 = BC, 01 = DE, 10 = IX, 11 = IY
<i>ss</i>	16-bit register select-source: 00 = BC, 01 = DE, 10 = HL, 11 = SP
<i>v</i>	Restart address select: 010 = 0020h, 011 = 0030h, 100 = 0040h, 101 = 0050h, 111 = 0070h
<i>x</i>	8-bit constant to load into the XPC
<i>xx</i>	16-bit register select: 00 = BC, 01 = DE, 10 = IX, 11 = SP
<i>yy</i>	16-bit register select: 00 = BC, 01 = DE, 10 = IY, 11 = SP
<i>zz</i>	16-bit register select: 00 = BC, 01 = DE, 10 = HL, 11 = AF

1.5 Condition Codes

This section describes the condition codes you will see in Rabbit instructions or that are recognized by the Rabbit assembler.

Table 6: Condition Code Descriptions

Condition	Flag Bit Value	Description
NZ, NEQ	Z=0	The “Not Zero” or “Not Equal” condition is true if the result of the operation is not zero. By convention, NZ is used in conjunction with instructions like the BIT instruction and NEQ is more appropriate in conjunction with compare instructions.
Z, EQ	Z=1	The “Zero” or “Equal” condition is true if the result of the operation is zero. By convention, Z is used in conjunction with instructions like the BIT instruction and EQ is more appropriate in conjunction with compare instructions.
NC	C=0	The “No Carry” condition is true if the operation does not cause a carry.
C, LTU	C=1	The “Carry” condition is true if the operation causes a carry.
GT	$(Z \text{ or } (S \text{ xor } V))=0$	The “Greater Than” condition is true if the Z flag is zero and the L/V flag and the S flag are either both one or both zero.
LT	$(S \text{ xor } V)=1$	The “Less Than” condition is true when the S flag is one and there is no arithmetic overflow ($L/V=0$); or the S flag is zero and there is arithmetic overflow ($L/V=1$).
GTU	$((C=0) \text{ and } (Z=0))=1$	The “Greater Than Unsigned” condition is true if the C flag and Z flag are both zero.
P	S=0	The “Positive” condition is true if the S flag is zero.
M	S=1	The “Minus” condition is true if the S flag is one.
LZ	$L/V=0$	The “Logic Zero” condition is true if all of the four most significant bits of the operation’s result are zero.
LO	$L/V=1$	The “Logic One” condition is true if one or more of the four most significant bits of the operation’s result are one.
NV	$L/V=0$	The “No Overflow” condition is true if the arithmetic operation causes no overflow
V	$L/V=1$	The “Overflow” condition is true if the arithmetic operation causes an overflow

1.6 Definitions

This section defines some symbols, terms and representations that are used in this manual.

@PC

16-bit constant for the current code location.

CF

Represents the carry flag. The letter “C” also represents the carry flag, but only in the table heading that describes the bits in the flags register; otherwise, it represents the 8-bit Rabbit register.

Arithmetic Overflow

An arithmetic overflow happens when the result of an arithmetic operation is larger than the register or memory location in which it is stored. The Rabbit sets the overflow flag “V” when this happens.

Atomic

Describes an operation that is indivisible. It must happen completely or not at all. All Rabbit instructions are atomic except for the move instructions (LDDR, etc.) that are interruptible between iterations. Some are “chained-atomic,” meaning that the instruction’s atomicity is extended to the instruction immediately following it.

Little Endian

This is the byte-ordering method used by the Rabbit microprocessor. Numbers are stored low-byte first. You will see evidence of this in the opcode of instructions that take a multi-byte value; e.g., the opcode for the instruction “JP mn” is “C3 n m” where the low-byte of the 16-bit constant comes before the high-byte.

Shift Operations

The Rabbit has shift left and shift right instructions. Most of the shift instructions work on bits, but some (RLA and RRA) work at the byte level. Basically, a bit-level left shift accomplishes a multiply by 2 and a bit-level right shift does integer division by 2.

Bitwise shift operations are further distinguished by logical and arithmetic variations. For left shifts, there is no functional difference between a logical and arithmetic shift. However, for right shifts there is a difference: logical right shifts shift in a zero to the high-order bit, whereas for arithmetic right shifts, the high-bit is sign-extended.

Signed and Unsigned

Signed numbers can be either positive or negative. The high bit is the sign bit. A “1” means the number is negative; a “0” means it is positive.

Unsigned numbers are always positive. The benefit of using unsigned is that it doubles the number of unique positive numbers available.

Two's Complement

Integer representation method that makes the circuitry for addition and subtraction less complex. The Rabbit uses two's complement. This means that all negative integers have a "1" in their high bit. For example, let's say the integer is -2. To find its two's complement representation you take the binary representation of 2, then invert all the bits and add one. The binary representation of 2 is: 0000 0010; inverting the bits gives: 1111 1101; and adding one: 1111 1110; which is 0xFE in hex. So, 0xFE is the two's complement representation of -2.

Chapter 2. Rabbit Processor Registers

The registers of the Rabbit family of microprocessors can be divided into two categories: processor registers and I/O registers. That last category can be divided further: parallel port registers, serial port registers, memory control registers, timer registers, etc. Information on I/O registers can be found in the Rabbit chip manuals and in the Dynamic C help file, accessible by selecting “I/O Registers” from the help menu.

The registers discussed in this chapter are the processor registers. These are the registers that are used in the Rabbit instruction set.

2.1 Rabbit 2000/3000 Processor Registers


The Rabbit 2000 and 3000 microprocessors have identical processor register sets. The following table provides details.

Table 1. Rabbit 2000/3000 Register Set

Registers	8-Bit	16-Bit	Alternate Register
Accumulators	A	HL	A', HL'
Flags ^a	F		F'
General Purpose	B, C, D, E, H, L	BC, DE	B', C', D', E', H', L' BC', DE'
Index		IX, IY	None
Stack Pointer		SP	None
Program Counter		PC	None
Xmem Program Counter	XPC		None
Interrupt Priority	IP		None
Internal Interrupt	IIR		None
External Interrupt	EIR		None

a. S=Sign, Z=Zero, LV=Logical/Overflow, C=Carry. Bits marked “x” are reserved for future use.

Flag Bits



2.2 Rabbit 4000 Processor Registers


The Rabbit 4000 has an expanded register set over the previous two versions of the Rabbit chip.

Table 2. Rabbit 4000 Register Set

Registers	8-Bit	16-Bit	32-Bit	Alternate Registers
Accumulators	A	HL		A', HL'
Flags ^a	F			F'
General Purpose	B, C, D, E, H, L	BC, DE, JK	BCDE, JKHL	B', C', D', E', H', L' BC', DE', JK' BCDE', JKHL'
Index		IX, IY	PW, PX, PY, PZ	PW', PX', PY', PZ'
Stack Pointer		SP		None
Program Counter		PC		None
Xmem Program Counter	XPC	XPC (low 12 bits valid)		None
Interrupt Priority	IP			None
Internal Interrupt	IIR	SP		None
External Interrupt	EIR	PC		None
System/User Mode	SU			None
Handle Table Register	HTR			None

a. S=Sign, Z=Zero, LV=Logical/Overflow, C=Carry. Bits marked "x" are reserved for future use.

Flag Bits



Chapter 3. OpCode Descriptions

This chapter includes complete descriptions for all Rabbit processor instructions. The instructions are listed alphabetically, with any Rabbit 2000/3000 instructions preceding their Rabbit 4000 counterparts.

Add With Carry

2000, 3000, 4000

ADC A, n

Opcode	Instruction	Clocks	Operation
CE n	ADC A,n	4 (2,2)	$A = A + n + CF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

The 8-bit constant n is summed with the C flag and A. The sum is stored in A.

The Rabbit 4000 assembler views “ADC A,n” and “ADC n” as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.

Add With Carry

2000, 3000, 3000A

ADC A, r

Opcode	Instruction	Clocks	Operation
—	ADC A,r	2	$A = A + r + CF$
8F	ADC A,A	2	$A = A + A + CF$
88	ADC A,B	2	$A = A + B + CF$
89	ADC A,C	2	$A = A + C + CF$
8A	ADC A,D	2	$A = A + D + CF$
8B	ADC A,E	2	$A = A + E + CF$
8C	ADC A,H	2	$A = A + H + CF$
8D	ADC A,L	2	$A = A + L + CF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

A is summed with the C flag and with *r* (any of the 8-bit registers A, B, C, D, E, H, or L). The result is stored in A.

The opcodes for these instructions are different than the same instructions in the Rabbit 4000.

ADC A, r

Opcode	Instruction	Clocks	Operation
—	ADC A,r	4(2,2)	$A = A + r + CF$
7F 8F	ADC A,A	4(2,2)	$A = A + A + CF$
7F 88	ADC A,B	4(2,2)	$A = A + B + CF$
7F 89	ADC A,C	4(2,2)	$A = A + C + CF$
7F 8A	ADC A,D	4(2,2)	$A = A + D + CF$
7F 8B	ADC A,E	4(2,2)	$A = A + E + CF$
7F 8C	ADC A,H	4(2,2)	$A = A + H + CF$
7F 8D	ADC A,L	4(2,2)	$A = A + L + CF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

A is summed with the C flag and with r (any of the registers A, B, C, D, E, H, or L). The result is stored in A. The Rabbit 4000 assembler views “ADC A,r” and “ADC r” as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.

The opcodes for these instructions are different than the same instructions in the Rabbit 2000, 3000 and 3000A.

Add With Carry

2000, 3000, 3000A

ADC A, (HL)

Opcode	Instruction	Clocks	Operation
8E	ADC A,(HL)	5 (2,1,2)	$A = A + (HL) + CF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•		•	

Description

A is summed with the C flag and with the data whose address is in HL. The result is stored in A.

The opcode for this instruction is different than the same instruction in the Rabbit 4000.

4000

ADC A, (HL)

Opcode	Instruction	Clocks	Operation
7F 8E	ADC A,(HL)	7 (2,2,1,2)	$A = A + (HL) + CF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•		•	

Description

The data in A is summed with the C flag and with the data whose address is in HL. The result is stored in A. The Rabbit 4000 assembler views “ADC A,(HL)” and “ADC (HL)” as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.

The opcode for this instruction is different than the same instruction in the Rabbit 2000, 3000 and 3000A.

Add With Carry

2000, 3000, 4000

ADC A, (IX+d)

ADC A, (IY+d)

Opcode	Instruction	Clocks	Operation
DD 8E <i>d</i>	ADC A,(IX+ <i>d</i>)	9 (2,2,2,1,2)	$A = A + (IX+d) + CF$
FD 8E <i>d</i>	ADC A,(IY+ <i>d</i>)	9 (2,2,2,1,2)	$A = A + (IY+d) + CF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•		•	

Description

A is summed with the C flag and with the data whose address is:

- the sum of IX and the 8-bit signed displacement value *d*, or
- the sum of IY and the 8-bit signed displacement value *d*.

The result is stored in A.

The Rabbit 4000 assembler views “ADC A,(IX+d)” and “ADC (IX+d)” as equivalent instructions. In the latter case, A is used even though it is not explicitly stated. The same is true for “ADC A,(IY+d)” and “ADC (IY+d).”

Add With Carry

2000, 3000, 4000

ADC HL, *ss*

Opcode	Instruction	Clocks	Operation
—	ADC HL, <i>ss</i>	4 (2,2)	HL = HL + <i>ss</i> + CF
ED 4A	ADC HL,BC	4 (2,2)	HL = HL + BC + CF
ED 5A	ADC HL,DE	4 (2,2)	HL = HL + DE + CF
ED 6A	ADC HL,HL	4 (2,2)	HL = HL + HL + CF
ED 7A	ADC HL,SP	4 (2,2)	HL = HL + SP + CF

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

HL is summed with the C flag and with *ss* (any of BC, DE, HL, or SP). The result is stored in HL.

Add Without Carry

2000, 3000, 4000

ADD A, n

Opcode	Instruction	Clocks	Operation
C6 n	ADD A,n	4 (2,2)	$A = A + n$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

A is summed with the 8-bit constant n . The result is stored in A.

The Rabbit 4000 assembler views “ADD A,n” and “ADD n” as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.

Add Without Carry

2000, 3000, 3000A

ADD A, r

Opcode	Instruction	Clocks	Operation
—	ADD A,r	2	A = A + r
87	ADD A,A	2	A = A + A
80	ADD A,B	2	A = A + B
81	ADD A,C	2	A = A + C
82	ADD A,D	2	A = A + D
83	ADD A,E	2	A = A + E
84	ADD A,H	2	A = A + H
85	ADD A,L	2	A = A + L

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

A is summed with *r* (any of the registers A, B, C, D, E, H, or L). The result is stored in A.

The opcodes for these instructions are different than the same instructions in the Rabbit 4000.

Add Without Carry

4000

ADD A, r

Opcode	Instruction	Clocks	Operation
—	ADD A,r	4(2,2)	A = A + r
7F 87	ADD A,A	4(2,2)	A = A + A
7F 80	ADD A,B	4(2,2)	A = A + B
7F 81	ADD A,C	4(2,2)	A = A + C
7F 82	ADD A,D	4(2,2)	A = A + D
7F 83	ADD A,E	4(2,2)	A = A + E
7F 84	ADD A,H	4(2,2)	A = A + H
7F 85	ADD A,L	4(2,2)	A = A + L

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

A is summed with *r* (any of the registers A, B, C, D, E, H, or L). The result is stored in A. The Rabbit 4000 assembler views “ADD A,r” and “ADD r” as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.

The opcodes for these instructions are different than the same instructions in the Rabbit 2000, 3000 and 3000A.

Add Without Carry

2000, 3000, 3000A

ADD A, (HL)

Opcode	Instruction	Clocks	Operation
86	ADD A,(HL)	5 (2,1,2)	A = A + (HL)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•		•	

Description

A is summed with the data whose address is in HL. The result is stored in A.

The opcode for this instruction is different than the same instruction in the Rabbit 4000.

4000

ADD A, (HL)

Opcode	Instruction	Clocks	Operation
7F 86	ADD A,(HL)	7 (2,2,1,2)	A = A + (HL)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•		•	

Description

A is summed with the data whose address is in HL. The result is stored in A. The Rabbit 4000 assembler views “ADD A,(HL)” and “ADC (HL)” as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.

The opcode for this instruction is different than the same instruction in the Rabbit 2000, 3000 and 3000A.

Add Without Carry

2000, 3000, 4000

ADD A, (IX+d)

ADD A, (IY+d)

Opcode	Instruction	Clocks	Operation
DD 86 <i>d</i>	ADD A,(IX+ <i>d</i>)	9 (2,2,2,1,2)	A = A + (IX+ <i>d</i>)
FD 86 <i>d</i>	ADD A,(IY+ <i>d</i>)	9 (2,2,2,1,2)	A = A + (IY+ <i>d</i>)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•		•	

Description

A is summed with the data whose address is:

- the sum of IX and the 8-bit signed displacement value *d*, or
- the sum of IY and the 8-bit signed displacement value *d*

The result is stored in A.

The Rabbit 4000 assembler views “ADD A,(IX+d)” and “ADD (IX+d)” as equivalent instructions. In the latter case, A is used even though it is not explicitly stated. The same is true for “ADD A,(IY+d)” and “ADD (IY+d).”

Add Without Carry

4000

ADD HL, JK

Opcode	Instruction	Clocks	Operation
65	ADD HL,JK	2	HL = HL + JK

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•	•	•			

Description

HL is summed with JK. The result is stored in HL.

Add Without Carry

2000, 3000, 4000

ADD HL, *ss*

Opcode	Instruction	Clocks	Operation
—	ADD HL, <i>ss</i>	2	HL = HL + <i>ss</i>
09	ADD HL,BC	2	HL = HL + BC
19	ADD HL,DE	2	HL = HL + DE
29	ADD HL,HL	2	HL = HL + HL
39	ADD HL,SP	2	HL = HL + SP

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•	•	•			

Description

HL is summed with *ss* (any of the registers BC, DE, HL, or SP). The result is stored in HL.

Add Without Carry

2000, 3000, 4000

ADD IX, xx

ADD IY, yy

Opcode	Instruction	Clocks	Operation
—	ADD IX,xx	4 (2,2)	IX = IX + xx
DD 09	ADD IX,BC	4 (2,2)	IX = IX + BC
DD 19	ADD IX,DE	4 (2,2)	IX = IX + DE
DD 29	ADD IX,IX	4 (2,2)	IX = IX + IX
DD 39	ADD IX,SP	4 (2,2)	IX = IX + SP
—	ADD IY,yy	4 (2,2)	IY = IY + yy
FD 09	ADD IY,BC	4 (2,2)	IY = IY + BC
FD 19	ADD IY,DE	4 (2,2)	IY = IY + DE
FD 29	ADD IY,IX	4 (2,2)	IY = IY + IX
FD 39	ADD IY,SP	4 (2,2)	IY = IY + SP

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•	•				

Description

IX or IY is summed with either itself or any of the registers BC, DE or SP. The result is stored in IX or IY.

Add Without Carry

4000

ADD JKHL, BCDE

Opcode	Instruction	Clocks	Operation
ED C6	ADD JKHL,BCDE	4 (2,2)	JKHL = JKHL + BCDE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•	•	•			

Description

JKHL is summed with BCDE. The result is stored in JKHL.

Add Without Carry

2000, 3000, 4000

ADD SP, d

Opcode	Instruction	Clocks	Operation
27 d	ADD SP, d	4 (2,2)	$SP = SP + d$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•	•				

Description

SP is summed with the 8-bit signed displacement d . The result is stored in SP.

ALTD

Opcode	Instruction	Clocks	Operation
76	ALTD	2	Sets alternate register destination for following instruction.

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

This instruction prefix causes the instruction immediately following it to affect:

- the alternate flags, which is signified by “•” in the “F” column in the table above; or
- the alternate registers for the destination of the data, signified by “•” in the “R” column; or
- both of the above; or
- the instruction is not affected.

ALTD also causes special alternate register uses that are unique to some instructions (signified by “•” in the “SP” column). The instructions are:

```
EX BC , HL
EX DE , HL
EX JK' , HL
EX BC' , HL
EX DE' , HL
```

How ALTD affects an instruction is noted in the Flags table for that instruction.

Example

The instruction: “ALTD ADD HL,DE” would add DE to HL and store the result in the alternate register HL' instead of in HL. In the information for “[ADD HL, DE](#)” both the columns “F” and “R” are marked, meaning that not only is the alternate register used, but so is the alternate flag.

The instructions “ALTD LD DE,BC” and “LD DE',BC” both load the data in BC into the alternate register DE' because the Dynamic C assembler recognizes them as the same instruction.

Bitwise AND

2000, 3000, 4000

AND HL, DE

Opcode	Instruction	Clocks	Operation
DC	AND HL,DE	2	HL = HL & DE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

Performs a bitwise AND operation between the word in HL and the word in DE. The result is stored in HL.

Bitwise AND

2000, 3000, 4000

AND IX,DE

AND IY,DE

Opcode	Instruction	Clocks	Operation
DD DC	AND IX,DE	4 (2,2)	IX = IX & DE
FD DC	AND IY,DE	4 (2,2)	IY = IY & DE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•				

Description

Performs a bitwise AND operation between IX or IY and DE. The result is stored in IX or IY.

Bitwise AND

4000

AND JKHL, BCDE

Opcode	Instruction	Clocks	Operation
ED E6	AND JKHL,BCDE	4 (2,2)	JKHL = JKHL & BCDE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

Performs a bitwise AND operation between the 32-bit registers JKHL and BCDE. The result is stored in JKHL.

Bitwise AND

2000, 3000, 4000

AND *n*

Opcode	Instruction	Clocks	Operation
E6 <i>n</i>	AND <i>n</i>	4 (2,2)	A = A & <i>n</i>

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

Performs a bitwise AND operation between A and the 8-bit constant *n*. The result is stored in A.

The Rabbit 4000 assembler views “AND A,*n*” and “AND *n*” as equivalent instructions.

AND *r*

Opcode	Instruction	Clocks	Operation
—	AND <i>r</i>	2	$A = A \& r$
A7	AND A	2	$A = A \& A$
A0	AND B	2	$A = A \& B$
A1	AND C	2	$A = A \& C$
A2	AND D	2	$A = A \& D$
A3	AND E	2	$A = A \& E$
A4	AND H	2	$A = A \& H$
A5	AND L	2	$A = A \& L$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

Performs a bitwise AND operation between A and *r* (any of the registers A, B, C, D, E, H, or L). The result is stored in A.

The opcodes for these instructions are different than the same instructions in the Rabbit 4000.

AND r

Opcode	Instruction	Clocks	Operation
—	AND r	4 (2,2)	$A = A \& r$
7F A7	AND A	4 (2,2)	$A = A \& A$
7F A0	AND B	4 (2,2)	$A = A \& B$
7F A1	AND C	4 (2,2)	$A = A \& C$
7F A2	AND D	4 (2,2)	$A = A \& D$
7F A3	AND E	4 (2,2)	$A = A \& E$
7F A4	AND H	4 (2,2)	$A = A \& H$
7F A5	AND L	4 (2,2)	$A = A \& L$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

Performs a bitwise AND operation between A and r (any of the registers A, B, C, D, E, H, or L). The result is stored in A. The Rabbit 4000 assembler views “AND A, r ” and “AND r ” as equivalent instructions.

The opcodes for these instructions are different than the same instructions in the Rabbit 2000, 3000 and 3000A.

AND (HL)

Opcode	Instruction	Clocks	Operation
A6	AND (HL)	5 (2,1,2)	A = A & (HL)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•		•	

Description

Performs a bitwise AND operation between A and the byte whose address is in HL. The result is stored in A.

The opcode for this instruction is different than the same instruction in the Rabbit 4000.

Example

If the byte in A contains the value 1011 1100 and the byte at the memory location addressed in HL contains the value 1101 0101, then the execution of the instruction:

AND (HL)

would result in the byte in A becoming 1001 0100.

AND (HL)

Opcode	Instruction	Clocks	Operation
7F A6	AND (HL)	7 (2,2,1,2)	A = A & (HL)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•		•	

Description

Bitwise AND operation between A and the byte whose address is in HL. The result is stored in A. The Rabbit 4000 assembler views “AND A,(HL)” and “AND (HL)” as equivalent instructions.

The opcode for this instruction is different than the same instruction in the Rabbit 2000, 3000 and 3000A.

Example

If the byte in A contains the value 1011 1100 and the byte at the memory location addressed in HL contains the value 1101 0101, then the execution of the instruction:

```
AND (HL)
```

would result in the byte in A becoming 1001 0100.

Bitwise AND

2000, 3000, 4000

AND (IX+d)

AND (IY+d)

Opcode	Instruction	Clocks	Operation
DD A6 <i>d</i>	AND (IX+d)	9 (2,2,2,1,2)	A = A & (IX+d)
FD A6 <i>d</i>	AND (IY+d)	9 (2,2,2,1,2)	A = A & (IY+d)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•		•	

Description

Performs a bitwise AND operation between A and the byte whose address is:

- the sum of IX and the 8-bit signed displacement *d*, or
- the sum of IY and the 8-bit signed displacement *d*

The result is stored in A.

The Rabbit 4000 assembler views “AND A,(IX+d)” and “AND (IX+d)” as equivalent instructions. The same is true for “AND A,(IY+d)” and “AND (IY+d).”

Example

If the byte in A contains the value 1011 1100 and the byte at memory location IX+d contains the value 1101 0101, then the execution of the instruction:

AND (IX+d)

would result in the byte in A becoming 1001 0100.

BIT b, r

Opcode								Instruction	Clocks	Operation
b,r	A	B	C	D	E	H	L	BIT b,r	4(2,2)	r & b
0	CB 47	CB 40	CB 41	CB 42	CB 43	CB 44	CB 45			
1	CB 4F	CB 48	CB 49	CB 4A	CB 4B	CB 4C	CB 4D			
2	CB 57	CB 50	CB 51	CB 52	CB 53	CB 54	CB 55			
3	CB 5F	CB 58	CB 59	CB 5A	CB 5B	CB 5C	CB 5D			
4	CB 67	CB 60	CB 61	CB 62	CB 63	CB 64	CB 65			
5	CB 6F	CB 68	CB 69	CB 6A	CB 6B	CB 6C	CB 6D			
6	CB 77	CB 70	CB 71	CB 72	CB 73	CB 74	CB 75			
7	CB 7F	CB 78	CB 79	CB 7A	CB 7B	CB 7C	CB 7D			

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	•	-	-	•				

Description

Tests bit b (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of r (any of the registers A, B, C, D, E, H, or L).

The Z flag is set if the tested bit is 0, reset if the bit is 1.

Bit Test

2000, 3000, 4000

BIT *b*, (HL)

Opcode	Instruction	Clocks	Operation
—	BIT <i>b</i>,(HL)	7 (2,2,1,2)	(HL) & bit
CB 46	BIT 0,(HL)	7 (2,2,1,2)	(HL) & bit 0
CB 4E	BIT 1,(HL)	7 (2,2,1,2)	(HL) & bit 1
CB 56	BIT 2,(HL)	7 (2,2,1,2)	(HL) & bit 2
CB 5E	BIT 3,(HL)	7 (2,2,1,2)	(HL) & bit 3
CB 66	BIT 4,(HL)	7 (2,2,1,2)	(HL) & bit 4
CB 6E	BIT 5,(HL)	7 (2,2,1,2)	(HL) & bit 5
CB 76	BIT 6,(HL)	7 (2,2,1,2)	(HL) & bit 6
CB 7E	BIT 7,(HL)	7 (2,2,1,2)	(HL) & bit 7

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	•	-	-				•	

Description

Tests bit *b* (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of the byte whose address is in HL.

The Z flag is set if the tested bit is 0, reset the bit is 1.

This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

Bit Test

2000, 3000, 4000

BIT b , (IX+ d)

BIT b , (IY+ d)

Opcode	Instruction	Clocks	Operation
—	BIT b,(IX+d)	10 (2,2,2,2,2)	(IX+d) & bit
DD CB d 46	BIT 0,(IX+ d)	10 (2,2,2,2,2)	(IX+ d) & bit 0
DD CB d 4E	BIT 1,(IX+ d)	10 (2,2,2,2,2)	(IX+ d) & bit 1
DD CB d 56	BIT 2,(IX+ d)	10 (2,2,2,2,2)	(IX+ d) & bit 2
DD CB d 5E	BIT 3,(IX+ d)	10 (2,2,2,2,2)	(IX+ d) & bit 3
DD CB d 66	BIT 4,(IX+ d)	10 (2,2,2,2,2)	(IX+ d) & bit 4
DD CB d 6E	BIT 5,(IX+ d)	10 (2,2,2,2,2)	(IX+ d) & bit 5
DD CB d 76	BIT 6,(IX+ d)	10 (2,2,2,2,2)	(IX+ d) & bit 6
DD CB d 7E	BIT 7,(IX+ d)	10 (2,2,2,2,2)	(IX+ d) & bit 7
—	BIT b,(IY+d)	10 (2,2,2,2,2)	(IY+d) & bit
FD CB d 46	BIT 0,(IY+ d)	10 (2,2,2,2,2)	(IY+ d) & bit 0
FD CB d 4E	BIT 1,(IY+ d)	10 (2,2,2,2,2)	(IY+ d) & bit 1
FD CB d 56	BIT 2,(IY+ d)	10 (2,2,2,2,2)	(IY+ d) & bit 2
FD CB d 5E	BIT 3,(IY+ d)	10 (2,2,2,2,2)	(IY+ d) & bit 3
FD CB d 66	BIT 4,(IY+ d)	10 (2,2,2,2,2)	(IY+ d) & bit 4
FD CB d 6E	BIT 5,(IY+ d)	10 (2,2,2,2,2)	(IY+ d) & bit 5
FD CB d 76	BIT 6,(IY+ d)	10 (2,2,2,2,2)	(IY+ d) & bit 6
FD CB d 7E	BIT 7,(IY+ d)	10 (2,2,2,2,2)	(IY+ d) & bit 7

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	•	-	-	•			•	

Description

Tests bit b (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of the byte whose address is:

- the sum of data in IX plus the 8-bit signed displacement value d , or
- the sum of data in IY plus the 8-bit signed displacement value d .

The Z flag is set if the tested bit is 0, reset if the bit is 1.

BOOL HL

Opcode	Instruction	Clocks	Operation
CC	BOOL HL	2	If (HL != 0) HL = 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	0	0	•	•			

Description

If HL does not equal zero, then HL is set to 1.

Boolean Logic

2000, 3000, 4000

BOOL IX

BOOL IY

Opcode	Instruction	Clocks	Operation
DD CC	BOOL IX	4 (2,2)	If (IX != 0) IX = 1
FD CC	BOOL IY	4 (2,2)	If (IY != 0) IY = 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	0	0					

Description

If IX or IY does not equal zero, then that register is set to 1.

Call Subroutine

2000, 3000, 4000

CALL *mn*

Opcode	Instruction	Clocks	Operation
CD <i>n m</i>	CALL <i>mn</i>	12 (2,2,2,3,3)	(SP - 1) = PC _{high} (SP - 2) = PC _{low} PC = <i>mn</i> SP = SP - 2

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

This instruction is used to call a subroutine. First PC is pushed onto the stack. The high-order byte of PC is pushed first, then the low-order byte. PC is then loaded with *mn*, which is the 16-bit address of the first instruction of the subroutine. SP is updated to reflect the two bytes pushed onto the stack.

The Dynamic C assembler recognizes the instruction

```
CALL label
```

where *mn* is coded as a `label`.

CALL (HL)

CALL (IX)

CALL (IY)

Opcode	Instruction	Clocks	Operation
ED EA	CALL (HL)	12 (2,2,2,3,3)	(SP - 1) = PC _{high} (SP - 2) = PC _{low} PC = HL; SP = SP - 2
DD EA	CALL (IX)	12 (2,2,2,3,3)	(SP - 1) = PC _{high} (SP - 2) = PC _{low} PC = IX; SP = SP - 2
FD EA	CALL (IY)	12 (2,2,2,3,3)	(SP - 1) = PC _{high} (SP - 2) = PC _{low} PC = IY; SP = SP - 2

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

This instruction is used to call a subroutine. First PC is pushed onto the stack. The high-order byte of PC is pushed first, then the low-order byte. PC is then loaded with the value in HL, IX or IY, the 16-bit address of the first instruction of the subroutine. SP is updated to reflect the two bytes pushed onto the stack.

Change Bits Under Mask

4000

CBM *n*

Opcode	Instruction	Clocks	Operation
ED 00 <i>n</i>	CBM <i>n</i>	15 (2,2,2,1,2,3,3)	tmp = [(HL) & ~n] [A & n] (HL) = tmp (DE) = tmp

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					•

Description

This instruction sets specified bits in an I/O register, where:

A = requested bits to be set in I/O register

n = 8-bit mask identifies bits that can be changed

DE = address of I/O register

HL = address of shadow register for I/O register

A bitwise AND operation is performed on the value in the shadow register and the inverse of the bitmask; which results in preserving any bits already set in the I/O register that are not under the bitmask. A second bitwise AND operation is performed on A and the bitmask; which results in setting all bits that are both requested (A) and allowed (n). The results of the two AND operations are then bitwise OR'd. This final answer is saved first in the shadow register and then in the I/O register.

Only (DE) is affected by IOI or IOE.

Change Carry Flag

2000, 3000, 4000

CCF

Opcode	Instruction	Clocks	Operation
3F	CCF	2	CF = ~CF

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•	•				

Description

The C flag is inverted. If it is set, it becomes cleared. If it is not set, it becomes set.

Clear

4000

CLR HL

Opcode	Instruction	Clocks	Operation
BF	CLR HL	2	HL = 0

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

HL is set to 0.

CONVC *pp*

Opcode	Instruction	Clocks	Operation
ED <i>pp</i>	CONVC <i>pp</i>	8 (2,2,2,2)	Convert <i>pp</i> to physical code address
ED 0E	CONVC PW	8 (2,2,2,2)	Convert PW to physical address
ED 1E	CONVC PX	8 (2,2,2,2)	Convert PX to physical address
ED 2E	CONVC PY	8 (2,2,2,2)	Convert PY to physical address
ED 3E	CONVC PZ	8 (2,2,2,2)	Convert PZ to physical address

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Converts the 16-bit logical address in the low word of *pp* (one of the 32-bit registers PW, PX, PY or PZ) to a 24-bit physical device offset, which replaces the logical address stored in *pp*. The actual number of bits used for the physical device offset depends on the available memory.

Convert Data Address

4000

CONVD *pp*

Opcode	Instruction	Clocks	Operation
ED <i>pp</i>	CONVD <i>pp</i>	8 (2,2,2,2)	Convert <i>pp</i> to physical data address
ED 0F	CONVD PW	8 (2,2,2,2)	Convert PW to physical address
ED 1F	CONVD PX	8 (2,2,2,2)	Convert PX to physical address
ED 2F	CONVD PY	8 (2,2,2,2)	Convert PY to physical address
ED 3F	CONVD PZ	8 (2,2,2,2)	Convert PZ to physical address

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Converts the 16-bit logical address in the low word of *pp* (one of the 32-bit registers PW, PX, PY or PZ) to a 24-bit physical device offset, which replaces the logical address stored in *pp*. The actual number of bits used for the physical device offset depends on the available memory.

COPY

Opcode	Instruction	Clocks	Operation
ED 80	COPY	$7+7i$ $2,2,2(2,3,2)i,1$ ("i" is the number of bytes copied)	$(PY) = (PX)$ $BC = BC - 1$ $PY = PY + 1$ $PX = PX + 1$ repeat while {BC != 0}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	•	-					

Description

This is a physical address block copy operation. It copies the number of bytes specified in BC starting from the address in PX to the address in PY, incrementing PY and PX for each successive byte.

Putting a physical address in the index registers means that the memory management unit (MMU) is not used by this instruction. Also, interrupts are possible between loops.

COPYR

Opcode	Instruction	Clocks	Operation
ED 88	COPYR	$7+7i$ $2,2,2(2,3,2)i,1$ ("i" is the number of bytes copied)	$(PY) = (PX)$ $BC = BC - 1$ $PY = PY - 1$ $PX = PX - 1$ repeat while {BC != 0}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

This is a physical address block copy operation. It copies the number of bytes specified in BC starting from the address in PX to the address in PY, decrementing PY and PX for each successive byte.

Putting a physical address in the index registers means that the memory management unit (MMU) is not used by this instruction. Also, interrupts are possible between loops.

Compare

4000

CP HL, *d*

Opcode	Instruction	Clocks	Operation
48 <i>d</i>	CP HL, <i>d</i>	4 (2,2)	HL - <i>d</i> (<i>d</i> sign-extended to 16 bits)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•				

Description

Compares HL with the 8-bit signed value *d*, which is sign-extended to 16 bits. These compares are accomplished by subtracting *d* from HL. The result is:

HL < *d* : S=1, C=1, Z=0, L/V=V

HL = *d* : S=0, C=0, Z=1, L/V=V

HL > *d* : S=0, C=0, Z=0, L/V=V

where “V” indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is set when the operands have different signs and the sign of the result is different from the argument you are subtracting from (HL in this case). For example, the overflow flag will be set if HL contains 0x8000 and you're comparing it to 0x01 (sign-extended to 0x0001). The result of the subtraction is 0x7FFF, which has a different sign than 0x8000.

This operation does not affect HL.

Compare

4000

CP HL, DE

Opcode	Instruction	Clocks	Operation
ED 48	CP HL,DE	4 (2,2)	HL - DE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•				

Description

Compares HL with DE. These compares are accomplished by subtracting DE from HL. The result is:

HL < DE : S=1, C=1, Z=0, L/V=V

HL = DE : S=0, C=0, Z=1, L/V=V

HL > DE : S=0, C=0, Z=0, L/V=V

where “V” indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is set when the operands have different signs and the sign of the result is different from the argument you are subtracting from (HL in this case). For example, the overflow flag will be set after the compare instruction if HL contains 0x8000 and DE contains 0x0001. The result of the subtraction is 0x7FFF, which has a different sign than 0x8000.

This operation does not affect HL or DE.

Compare

4000

CP JKHL, BCDE

Opcode	Instruction	Clocks	Operation
ED 58	CP JKHL,BCDE	4 (2,2)	JKHL - BCDE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•				

Description

Compares JKHL with BCDE. These compares are accomplished by subtracting BCDE from JKHL. The result is:

BCDE > JKHL : S=1, C=1, Z=0, L/V=V

BCDE = JKHL : S=0, C=0, Z=1, L/V=V

BCDE < JKHL : S=0, C=0, Z=0, L/V=V

where “V” indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is set when the operands have different signs and the sign of the result is different from the argument you are subtracting from (JKHL in this case). For example, the overflow flag will be set after the compare instruction if JKHL contains 0x80000000 and BCDE contains 0x00000001. The result of the subtraction is 0x7FFFFFFF, which has a different sign than 0x80000000.

This operation does not affect JKHL or BCDE.

Compare

2000, 3000, 4000

CP *n*

Opcode	Instruction	Clocks	Operation
FE <i>n</i>	CP <i>n</i>	4 (2,2)	A - <i>n</i>

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•				

Description

Compares A with an 8-bit constant *n*. This compare is accomplished by subtracting *n* from A. The result is:

A < *n* : S=1, C=1, Z=0, L/V=V
A = *n* : S=0, C=0, Z=1, L/V=V
A > *n* : S=0, C=0, Z=0, L/V=V

where “V” indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is signalled when the operands have different signs and the sign of the result is different from the argument you are subtracting from (A in this case). For example, the overflow flag will be set if A contains 0x80 and you are comparing it to 0x01. The result of the subtraction is 0x7F, which has a different sign than 0x80.

The Rabbit 4000 assembler views “CP A,*n*” and “CP *n*” as equivalent instructions.

This operation does not affect A.

Compare

2000, 3000, 3000A

CP *r*

Opcode	Instruction	Clocks	Operation
—	CP <i>r</i>	2	A - <i>r</i>
BF	CP A	2	A - A
B8	CP B	2	A - B
B9	CP C	2	A - C
BA	CP D	2	A - D
BB	CP E	2	A - E
BC	CP H	2	A - H
BD	CP L	2	A - L

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•				

Description

Compares A with *r* (any of the registers A, B, C, D, E, H, or L). This compare is accomplished by subtracting *r* from A. The result is:

A < *r* : S=1, C=1, Z=0, L/V=V

A = *r* : S=0, C=0, Z=1, L/V=V

A > *r* : S=0, C=0, Z=0, L/V=V

where “V” indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is signalled when the operands have different signs and the sign of the result is different from the argument you are subtracting from (A in this case). For example, the overflow flag will be set if A contains 0x80 and you're comparing it to 0x01. The result of the subtraction is 0x7F, which has a different sign than 0x80.

This operation does not affect A.

The opcode for this instruction is different than the same instruction in the Rabbit 4000.

CP *r*

Opcode	Instruction	Clocks	Operation
—	CP <i>r</i>	4 (2,2)	A - <i>r</i>
7F BF	CP A	4 (2,2)	A - A
7F B8	CP B	4 (2,2)	A - B
7F B9	CP C	4 (2,2)	A - C
7F BA	CP D	4 (2,2)	A - D
7F BB	CP E	4 (2,2)	A - E
7F BC	CP H	4 (2,2)	A - H
7F BD	CP L	4 (2,2)	A - L

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•				

Description

Compares A with *r* (any of the registers A, B, C, D, E, H, or L). This compare is accomplished by subtracting *r* from A. The result is:

A < *r* : S=1, C=1, Z=0, L/V=V

A = *r* : S=0, C=0, Z=1, L/V=V

A > *r* : S=0, C=0, Z=0, L/V=V

where “V” indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is signalled when the operands have different signs and the sign of the result is different from the argument you are subtracting from (A in this case). For example, the overflow flag will be set if A contains 0x80 and you are comparing it to 0x01. The result of the subtraction is 0x7F, which has a different sign than 0x80.

The Rabbit 4000 assembler views “CP A,*r*” and “CP *r*” as equivalent instructions.

This operation does not affect A or *r*.

The opcode for this instruction is different than the same instruction in the Rabbit 2000, 3000 and 3000A.

Compare

2000, 3000, 3000A

CP (HL)

Opcode	Instruction	Clocks	Operation
BE	CP (HL)	5 (2,1,2)	A - (HL)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•			•	

Description

Compares A with the data whose address is in HL.

These compares are accomplished by subtracting the data from A. (This operation does not affect A.) The result is:

A < x : S=1, C=1, Z=0, L/V=V
A = x : S=0, C=0, Z=1, L/V=V
A > x : S=0, C=0, Z=0, L/V=V

where “x” is the addressed data and “V” indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is set when the operands have different signs and the sign of the result is different from the argument you are subtracting from (A in this case). For example, the overflow flag will be set if A contains 0x80 and you're comparing it to 0x01. The result of the subtraction is 0x7F, which has a different sign than 0x800.

The opcode for this instruction is different than the same instructions in the Rabbit 4000.

Compare

4000

CP (HL)

Opcode	Instruction	Clocks	Operation
7F BE	CP (HL)	7 (2,2,1,2)	A - (HL)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•			•	

Description

Compares A with the data whose address is in HL. These compares are accomplished by subtracting the data from A. (This operation does not affect A.) The result is:

A < x : S=1, C=1, Z=0, L/V=V

A = x : S=0, C=0, Z=1, L/V=V

A > x : S=0, C=0, Z=0, L/V=V

where “x” is addressed data and “V” indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is set when the operands have different signs and the sign of the result is different from the argument you are subtracting from (A in this case). For example, the overflow flag will be set if A contains 0x80 and you are comparing it to 0x01. The result of the subtraction is 0x7F, which has a different sign than 0x80.

The Rabbit 4000 assembler views “CP A,(HL)” and “CP (HL)” as equivalent instructions.

The opcode for this instruction is different than the same instructions in the Rabbit 2000, 3000 and 3000A.

Compare

2000, 3000, 4000

CP (IX+d)

CP (IY+d)

Opcode	Instruction	Clocks	Operation
DD BE <i>d</i>	CP (IX+d)	9 (2,2,2,1,2)	A - (IX+d)
FD BE <i>d</i>	CP (IY+d)	9 (2,2,2,1,2)	A - (HL+d)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•			•	

Description

Compares A with the data whose address is:

- the sum of IX and the 8-bit signed displacement value *d*, or
- the sum of IY and the 8-bit signed displacement value *d*.

These compares are accomplished by subtracting the data from A. (This operation does not affect A.) The result is:

A < x : S=1, C=1, Z=0, L/V=V

A = x : S=0, C=0, Z=1, L/V=V

A > x : S=0, C=0, Z=0, L/V=V

where “x” is the addressed data and “V” indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is set when the operands have different signs and the sign of the result is different from the argument you are subtracting from (A in this case). For example, the overflow flag will be set if A contains 0x80 and you are comparing it to 0x01. The result of the subtraction is 0x7F, which has a different sign than 0x800.

The Rabbit 4000 assembler views “CP A,(IX+d)” and “CP (IX+d)” as equivalent instructions. The same is true for “CP A,(IY+d)” and “CP (IY+d).”

One's Complement

2000, 3000, 4000

CPL

Opcode	Instruction	Clocks	Operation
2F	CPL	2	$A = \sim A$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

A is inverted (one's complement).

Example

If A is 1100 0101, it will be 0011 1010 after the CPL instruction executes.

Decrement

2000, 3000, 4000

DEC IX

DEC IY

Opcode	Instruction	Clocks	Operation
DD 2B	DEC IX	4 (2,2)	IX = IX - 1
FD 2B	DEC IY	4 (2,2)	IY = IY - 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Decrements IX or IY.

Decrement

2000, 3000, 4000

DEC r

Opcode	Instruction	Clocks	Operation
—	DEC r	2	$r = r - 1$
3D	DEC A	2	A = A - 1
05	DEC B	2	B = B - 1
0D	DEC C	2	C = C - 1
15	DEC D	2	D = D - 1
1D	DEC E	2	E = E - 1
25	DEC H	2	H = H - 1
2D	DEC L	2	L = L - 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	-	•	•			

Description

Decrements r (any of the registers A, B, C, D, E, H, or L).

Decrement

2000, 3000, 4000

DEC *ss*

Opcode	Instruction	Clocks	Operation
—	DEC <i>ss</i>	2	<i>ss</i> = <i>ss</i> - 1
0B	DEC BC	2	BC = BC - 1
1B	DEC DE	2	DE = DE - 1
2B	DEC HL	2	HL = HL - 1
3B	DEC SP	2	SP = SP - 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Decrements *ss* (any of BC, DE, HL, or SP).

Decrement

2000, 3000, 4000

DEC (HL)

DEC (IX+*d*)

DEC (IY+*d*)

Opcode	Instruction	Clocks	Operation
35	DEC (HL)	8 (2,1,2,3)	(HL) = (HL) - 1
DD 35 <i>d</i>	DEC (IX+D)	12 (2,2,2,1,2,3)	(IX+ <i>d</i>) = (IX+ <i>d</i>) - 1
FD 35 <i>d</i>	DEC (IY+D)	12 (2,2,2,1,2,3)	(IY+ <i>d</i>) = (IY+ <i>d</i>) - 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	-	•			•	•

Description

Decrements the byte whose address is:

- HL, or
- the sum of IX and the 8-bit signed displacement value *d*, or
- the sum of IY and the 8-bit signed displacement value *d*.

Decrement and Jump if Not Zero

2000, 3000, 4000

DJNZ *label*

Opcode	Instruction	Clocks	Operation
10 <i>e</i>	DJNZ <i>label</i> DJNZ <i>mn</i> ^a	5 (2,2,1)	$B = B - 1$ if $\{B \neq 0\}$ then $PC = PC^b + e$

- The 16-bit constant *mn* is the destination logical address of the jump.
- The value of PC after the instruction fetch.

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

This instruction controls program flow by allowing conditional jumps to specified locations.

First, B is decremented. If B does not equal zero, the instruction transfers control to the specified address. The address is specified by a label or logical address. The assembler translates the label or logical address “mn” to an 8-bit signed displacement value “e”.

The displacement value “e” is relative to the address of the first byte of the instruction following DJNZ. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of DJNZ.

If B does equal zero, PC is incremented normally.

Note that the relative jump has a limited range of [-128, 127] from the address of the first byte of the instruction following the DJNZ instruction.

Decrement Word and Jump if Not Zero

4000

DWJNZ *label*

Opcode	Instruction	Clocks	Operation
ED 10 <i>e</i>	DWNJZ <i>label</i> DWJNZ <i>mn</i> ^a	7 (2,2,2,1)	BC = BC - 1 if {BC != 0} PC = PC ^b + <i>e</i>

- The 16-bit constant *mn* is the destination logical address of the jump.
- The value of PC after the instruction fetch.

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

This instruction controls program flow by allowing conditional jumps to specified locations.

First, BC is decremented. If BC does not equal zero, the instruction transfers control to the specified address. The address is specified by a label or logical address. The assembler translates the label or logical address “mn” to an 8-bit signed displacement value “e”.

The displacement value “e” is relative to the address of the first byte of the instruction following DWJNZ. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of DWJNZ.

If BC does equal zero, PC is incremented normally.

Note that the relative jump has a limited range of [-128, 127] from the address of the first byte of the instruction following the DWJNZ instruction.

Exchange

2000, 3000, 4000

EX AF, AF'

Opcode	Instruction	Clocks	Operation
08	EX AF,AF'	2	AF <--> AF'

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Exchanges AF with its alternate register, AF'.

Exchange

4000

EX BC,HL

EX BC',HL

Opcode	Instruction	Clocks	Operation
B3	EX BC,HL	2	if (!ALTD) then BC <=> HL else BC <=> HL'
ED 74	EX BC',HL	4 (2,2)	if (!ALTD) then BC' <=> HL else BC' <=> HL'

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Exchanges BC or BC' with HL. If the instruction is preceded by ALTD, the alternate register HL' is used instead of HL.

Exchange

2000, 3000, 4000

EX DE, HL

EX DE', HL

Opcode	Instruction	Clocks	Operation
EB	EX DE,HL	2	if (!ALTD) then DE <--> HL else DE <--> HL'
E3	EX DE',HL	2	if (!ALTD) then DE' <--> HL else DE' <--> HL'

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-			•		

Description

Exchanges DE or DE' with HL. If the instruction is preceded by ALTD, the alternate register HL' is used instead of HL.

The Dynamic C assembler recognizes the following instructions, which are based on a combination of ALTD and the above exchange operations:

- EX DE', HL' ; equivalent to ALTD EX DE',HL
- EX DE, HL' ; equivalent to ALTD EX DE',HL'

Exchange

4000

EX JK,HL

EX JK',HL

Opcode	Instruction	Clocks	Operation
B9	EX JK,HL	2	if (!ALTD) then JK <-> HL else JK <-> HL'
ED 7C	EX JK',HL	4 (2,2)	if (!ALTD) then JK' <-> HL else JK' <-> HL'

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-				•	

Description

Exchanges JK or JK' with HL. If the instruction is preceded by ALTD, the alternate register HL' is used instead of HL.

The Dynamic C assembler recognizes the following instructions, which are based on a combination of ALTD and the above exchange operations:

- EX JK',HL' ; equivalent to ALTD EX JK',HL
- EX JK,HL' ; equivalent to ALTD EX JK',HL'

Exchange

4000

EX JKHL, BCDE

Opcode	Instruction	Clocks	Operation
B4	EX JKHL,BCDE	2	JKHL <-> BCDE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Exchanges JKHL with BCDE.

Exchange

2000, 3000, 4000

EX (SP), HL

Opcode	Instruction	Clocks	Operation
ED 54	EX (SP),HL	15 (2,2,1,2,2,3,3)	H <-> (SP+1) L <-> (SP)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Exchanges the 16 bits at the top of the stack (whose address is SP) with HL.

Exchange

2000, 3000, 4000

EX (SP) , IX

EX (SP) , IY

Opcode	Instruction	Clocks	Operation
DD E3	EX (SP),IX	15 (2,2,1,2,2,3,3)	IX _{high} <-> (SP+1) IX _{low} <-> (SP)
FD E3	EX (SP),IY	15 (2,2,1,2,2,3,3)	IY _{high} <-> (SP+1) IY _{low} <-> (SP)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Exchanges 16 bits at the top of the stack (whose address is SP) with IX or IY.

Exchange

4000

EXP

Opcode	Instruction	Clocks	Operation
ED D9	EXP	4(2,2)	PW <=> PW' PX <=> PX' PY <=> PY' PZ <=> PZ'

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Exchanges PW, PX, PY and PZ with their respective alternate registers, PW', PX', PY' and PZ'.

Exchange

2000, 3000, 4000

EXX

Opcode	Instruction	Clocks	Operation
D9	EXX	2	BC <-> BC' DE <-> DE' HL <-> HL' JK <-> JK' (Rabbit 4000 only)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Exchanges BC, DE, and HL, with their respective alternate registers, BC', DE', and HL'.

If using the Rabbit 4000, this instructions also exchanges JK with its alternate JK'.

Check Condition Code

4000

FLAG *cc*,HL

Opcode	Instruction	Clocks	Operation
—	FLAG <i>cc</i>,HL	4(2,2)	if (<i>cc</i>) then HL=1 else HL=0
ED C4	FLAG NZ,HL	4(2,2)	if (NZ) then HL=1 else HL=0
ED CC	FLAG Z,HL	4(2,2)	if (Z) then HL=1 else HL=0
ED D4	FLAG NC,HL	4(2,2)	if (NC) then HL=1 else HL=0
ED DC	FLAG C,HL	4(2,2)	if (C) then HL=1 else HL=0
ED A4	FLAG GT,HL	4(2,2)	if (GT) then HL=1 else HL=0
ED B4	FLAG LT,HL	4(2,2)	if (LT) then HL=1 else HL=0
ED AC	FLAG GTU,HL	4(2,2)	if (GTU) then HL=1 else HL=0
ED BC	FLAG V,HL	4(2,2)	if (V) then HL=1 else HL=0

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

If the condition *cc* is true then HL is set to one. Otherwise, HL is reset to zero.

Condition Code	Flag Bit Value	Description
NZ	Z=0	True when the Z flag has not been set
Z	Z=1	True when the Z flag has been set
NC	C=0	True when the C flag has not been set
C	C=1	True when the C flag has been set
GT	(Z or (S xor V))=0	True when Z is 0 and L/V and S are either both 1 or both 0.
LT	(S xor V)=1	True when either S is 1 or L/V is 1.
GTU	((C=0) and (Z=0))=1	True when C and Z are both 0.
V	L/V=1	True when the L/V flag is set: there is overflow.

FSYSCALL

Opcode	Instruction	Clocks	Operation
ED 55	FSYSCALL	15 (2,2,2,3,3,3)	$(SP - 1) = PC_{high}$ $(SP - 2) = PC_{low}$ $(SP - 3) = SU$ $SP = SP - 3$ $PC = \{IIR, 0x60\}$ $SU = \{SU[5:0], 00\}$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	1	•				

Description

Pushes PC and SU on the stack. SU is set to system mode and PC is set to the interrupt vector address represented by IIR:0x60, where IIR is the address of the interrupt table and 0x60 is the offset into the table. The address of the vector table can be read and set by the instructions LD A,IIR and LD IIR,A respectively, where A is the upper nibble of the 16-bit vector table address. The vector table is always on a 0x100 boundary.

FSYSCALL is essentially a new RST opcode, added to allow access to system space without using one of the existing RST opcodes. It will put the processor into System mode and execute code in the corresponding interrupt-vector table entry.

IBOX A

Opcode	Instruction	Clocks	Operation
ED 12	IBOX A	4 (2,2)	A = ibox(A)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

The inverse sbox structure is a 256-byte lookup table used by the AES-128 cipher. A contains the index into the table and is replaced by the referenced value from the table.

IDET

Opcode	Instruction	Clocks	Operation
5B	IDET	2	Performs “LD E,E” But if (EDMR && SU[0]) then the System Violation interrupt flag is set.

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

The IDET instruction asserts a System Mode Violation interrupt if System/User mode is enabled (which is done by writing to the Enable Dual Mode Register, EDMR) and the processor is currently in user mode.

Note that IDET has the same opcode value as the instruction “LD E,E” and actually executes that opcode as well as the behavior described above. If IDET is prefixed by ALTD, the instruction LD E’,E is executed and the special System/User mode behavior does not occur.

Increment

2000, 3000, 4000

INC IX

INC IY

Opcode	Instruction	Clocks	Operation
DD 23	INC IX	4 (2,2)	IX = IX + 1
FD 23	INC IY	4 (2,2)	IY = IY + 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Increments IX or IY.

Increment

2000, 3000, 4000

INC r

Opcode	Instruction	Clocks	Operation
—	INC r	2	$r = r + 1$
3C	INC A	2	A = A + 1
04	INC B	2	B = B + 1
0C	INC C	2	C = C + 1
14	INC D	2	D = D + 1
1C	INC E	2	E = E + 1
24	INC H	2	H = H + 1
2C	INC L	2	L = L + 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	-	•	•			

Description

Increments r (any of the 8-bit registers A, B, C, D, E, H, or L).

Increment

2000, 3000, 4000

INC *ss*

Opcode	Instruction	Clocks	Operation
—	INC <i>ss</i>	2	<i>ss</i> = <i>ss</i> + 1
03	INC BC	2	BC = BC + 1
13	INC DE	2	DE = DE + 1
23	INC HL	2	HL = HL + 1
33	INC SP	2	SP = SP + 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Increments *ss* (any of 16-bit registers BC, DE, HL, or SP).

Increment

2000, 3000, 4000

INC (HL)
INC (IX+ d)
INC (IY+ d)

Opcode	Instruction	Clocks	Operation
34	INC (HL)	8 (2,1,2,3)	(HL) = (HL) + 1
DD 34 d	INC (IX+ d)	12 (2,2,2,1,2,3)	(IX+ d) = (IX+ d) + 1
FD 34 d	INC (IY+ d)	12 (2,2,2,1,2,3)	(IY+ d) = (IY+ d) + 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	-	•			•	•

Description

Increments the byte whose address is:

- HL, or
- the sum of IX and the 8-bit signed displacement d , or
- the sum of IY and the 8-bit signed displacement value d

IOE

IOI

Opcode	Instruction	Clocks	Operation
D3	IOI	2	I/O internal prefix
DB	IOE	2	I/O external prefix

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

- **IOI**: The IOI prefix allows the use of existing memory access instructions as internal I/O instructions. Writes to internal I/O registers require two clocks rather than the three required for memory write operations.

If an IOI prefix effects the destination of an instruction, that is, it causes an internal I/O write instead of a memory write, then the net effect of adding an IOI prefix to such an instruction is to add one cycle to the total time for the instruction because an internal write takes 2 cycles instead of 3, while the instruction fetch for the prefix byte adds 2 cycles.

For Rabbit 2000 and 3000 only: When prefixed, a 16-bit memory instruction accesses the I/O space at the address specified by the lower byte of the 16-bit address. With IOI, the upper byte of a 16-bit address is ignored since internal I/O peripherals are mapped within the first 256-bytes of the I/O address space. This does not apply to the Rabbit 3000A or Rabbit 4000.

- **IOE**: The IOE prefix allows the use of existing memory access instructions as external I/O instructions. Unlike internal I/O peripherals, external I/O devices can be mapped within 8K of the available 64K address space. Therefore, prefixed 16-bit memory access instructions can be used more appropriately for external I/O operations. By default, writes are inhibited for external I/O operations and fifteen wait states are added for I/O accesses.

NOTE: If using the original Rabbit 2000 and a Dynamic C version prior to 6.57, read Technical Note 302 (TN302) for an easy solution to an unlikely problem.

Interrupt Priority Restore

2000, 3000, 4000

IPRES

Opcode	Instruction	Clocks	Operation
ED 5D	IPRES	4 (2,2)	IP = {IP[1:0], IP[7:2]}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

The IPRES instruction rotates the contents of IP 2 bits to the right, replacing the current priority with the previous priority.

This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

Example

If IP contains 00000110, the execution of the instruction

IPRES

would cause IP to contain 10000001.

Interrupt Priority Set

2000, 3000, 4000

IPSET 0

IPSET 1

IPSET 2

IPSET 3

Opcode	Instruction	Clocks	Operation
ED 46	IPSET 0	4 (2,2)	IP = {IP[5:0], 00}
ED 56	IPSET 1	4 (2,2)	IP = {IP[5:0], 01}
ED 4E	IPSET 2	4 (2,2)	IP = {IP[5:0], 10}
ED 5E	IPSET 3	4 (2,2)	IP = {IP[5:0], 11}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

IP is an 8-bit register that forms a stack of the current priority and the other previous 3 priorities. IPSET 0 forms the lowest priority; IPSET 3 forms the highest priority.

These are chained-atomic instructions, meaning that an interrupt cannot take place between one of these instructions and the instruction following it.

- IPSET 0 : shifts IP 2 bits to the left, then sets bits 0 and 1 of IP to 00
- IPSET 1 : shifts IP 2 bits to the left, then sets bits 0 and 1 of IP to 01
- IPSET 2 : shifts IP 2 bits to the left, then sets bits 0 and 1 of IP to 10
- IPSET 3 : shifts IP 2 bits to the left, then sets bits 0 and 1 of IP to 11

Processor Priority	Effect on Interrupts
0	All interrupts, priority 1,2 and 3, take place after execution of the current non chained-atomic instruction.
1	Only interrupts of priority 2 and 3 take place after execution of the current non chained-atomic instruction.
2	Only interrupts of priority 3 take place after execution of the current non chained-atomic instruction.
3	All interrupts are suppressed. Note that the RST instruction is not an interrupt.

JP *cx, mn*

Opcode	Instruction	Clocks	Operation
—	JP <i>cx, mn</i>	7 (2,2,2,1)	if {<i>cx</i>} PC = <i>mn</i>
A2 <i>n m</i>	JP GT, <i>mn</i>	7 (2,2,2,1)	if {GT} PC = <i>mn</i>
B2 <i>n m</i>	JP LT, <i>mn</i>	7 (2,2,2,1)	if {LT} PC = <i>mn</i>
AA <i>n m</i>	JP GTU, <i>mn</i>	7 (2,2,2,1)	if {GTU} PC = <i>mn</i>
BA <i>n m</i>	JP V, <i>mn</i>	7 (2,2,2,1)	if {V} PC = <i>mn</i>

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

If the condition *cx* is true then PC is loaded with the 16-bit constant *mn*. If the condition is false then PC increments normally.

Condition Code	Flag Bit Value	Description
GT	(Z or (S xor V))=0	True when Z is 0 and L/V and S are either both 1 or both 0.
LT	(S xor V)=1	True when either S is 1 or L/V is 1.
GTU	((C=0) and (Z=0))=1	True when C and Z are both 0.
V	L/V=1	True when the L/V flag is set: there is overflow.

Jump

2000, 3000, 4000

JP f, mn

Opcode	Instruction	Clocks	Operation
—	JP f, mn	7 (2,2,2,1)	if {f} PC = mn
C2 $n\ m$	JP NZ, mn	7 (2,2,2,1)	if {NZ} PC = mn
CA $n\ m$	JP Z, mn	7 (2,2,2,1)	if {Z} PC = mn
D2 $n\ m$	JP NC, mn	7 (2,2,2,1)	if {NC} PC = mn
DA $n\ m$	JP C, mn	7 (2,2,2,1)	if {C} PC = mn
E2 $n\ m$	JP LZ, mn	7 (2,2,2,1)	if {LZ/NV} PC = mn
EA $n\ m$	JP LO, mn	7 (2,2,2,1)	if {LO/V} PC = mn
F2 $n\ m$	JP P, mn	7 (2,2,2,1)	if {P} PC = mn
FA $n\ m$	JP M, mn	7 (2,2,2,1)	if {M} PC = mn

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

If the condition f is true then PC is loaded with the 16-bit constant mn . If the condition is false then PC increments normally.

The condition f is one of the following:

Condition Code	Flag Bit Value	Description
NZ	Z=0	True when the Z flag has not been set
Z	Z=1	True when the Z flag has been set
NC	C=0	True when the C flag has not been set
C	C=1	True when the C flag has been set
LZ	L/V=0	True when the L/V flag has not been set
LO	L/V=1	True when the L/V flag has been set
P	S=0	True when S flag has not been set
M	S=1	True when S flag has been set

This instruction recognizes labels when used in the Dynamic C assembler.

Jump

2000, 3000, 4000

JP (HL)

JP (IX)

JP (IY)

JP *mn*

Opcode	Instruction	Clocks	Operation
E9	JP (HL)	4 (2,2)	PC = HL
DD E9	JP (IX)	6 (2,2,2)	PC = IX
FD E9	JP (IY)	6 (2,2,2)	PC = IY
C3 <i>n m</i>	JP <i>mn</i>	7 (2,2,2,1)	PC = <i>mn</i>

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

PC is loaded with HL, IX, IY or the 16-bit constant *mn*. The Dynamic C assembler recognizes labels as well.

See Also: [SJP label](#)

Jump Relative

2000, 3000, 4000

JR *cc, label*

Opcode	Instruction	Clocks	Operation
—	JR <i>cc, label</i> JR <i>cc, mn</i> ^a	5 (2,2,1)	if { <i>cc</i> } PC = PC ^b + e
20 e	JR NZ, <i>mn</i>	5 (2,2,1)	if {NZ} PC = PC + e
28 e	JR Z, <i>mn</i>	5 (2,2,1)	if {Z} PC = PC + e
30 e	JR NC, <i>mn</i>	5 (2,2,1)	if {NC} PC = PC + e
38 e	JR C, <i>mn</i>	5 (2,2,1)	if {C} PC = PC + e

- The 16-bit constant *mn* is the destination logical address of the jump.
- The value of PC after the instruction fetch.

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

If condition *cc* is true, this instruction transfers control to the specified address. The address is specified by a label or logical address. The assembler translates the label or logical address “*mn*” to an 8-bit signed displacement value, “*e*”.

The displacement value “*e*” is relative to the address of the first byte of the instruction following JR. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of JR.

If condition *cc* is false, PC is incremented normally.

Condition Code	Flag Bit Value	Description
NZ	Z=0	True when the Z flag has not been set
Z	Z=1	True when the Z flag has been set
NC	C=0	True when the C flag has not been set
C	C=1	True when the C flag has been set

Note that the relative jump has a limited range of [-128, 127] from the address of the first byte of the instruction following the JR instruction.

JR *cx, label*

Opcode	Instruction	Clocks	Operation
—	JR <i>cx, label</i> JR <i>cx, mn</i>^a	5 (2,2,1)	if { <i>cx</i> } $PC = PC^b + e$
A0 <i>e</i>	JR GT, <i>mn</i>	5 (2,2,1)	if {GT} $PC = PC + e$
B0 <i>e</i>	JR LT, <i>mn</i>	5 (2,2,1)	if {LT} $PC = PC + e$
A8 <i>e</i>	JR GTU, <i>mn</i>	5 (2,2,1)	if {GTU} $PC = PC + e$
B8 <i>e</i>	JR V, <i>mn</i>	5 (2,2,1)	if {V} $PC = PC + e$

- a. The 16-bit constant *mn* is the destination logical address of the jump.
b. The value of PC after the instruction fetch.

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

If condition *cx* is true, this instruction transfers control to the specified address. The address is specified by a label or logical address. The assembler translates the label or logical address “*mn*” to an 8-bit signed displacement value, “*e*”.

The displacement value “*e*” is relative to the address of the first byte of the instruction following JR. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of JR.

If condition *cx* is false, PC is incremented normally.

Condition Code	Flag Bit Value	Description
GT	$(Z \text{ or } (S \text{ xor } V))=0$	True when Z is 0 and L/V and S are either both 1 or both 0.
LT	$(S \text{ xor } V)=1$	True when either S is 1 or L/V is 1.
GTU	$((C=0) \text{ and } (Z=0))=1$	True when C and Z are both 0.
V	$L/V=1$	True when the L/V flag is set: there is overflow.

Note that the relative jump has a limited range of [-128, 127] from the address of the first byte of the instruction following the JR instruction.

Jump Relative

2000, 3000, 4000

JR *label*

Opcode	Instruction	Clocks	Operation
18 <i>e</i>	JR <i>label</i> JR <i>mn</i> ^a	5 (2,2,1)	$PC = PC^b + e$

- a. The 16-bit constant *mn* is the destination logical address of the jump.
- b. The value of PC after the instruction fetch.

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

This instruction transfers control to the specified address. The address is specified by a label or logical address. The assembler translates the label or logical address “mn” to an 8-bit signed displacement value, “e”.

The displacement value “e” is relative to the address of the first byte of the instruction following JR. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of JR.

Note that the relative jump has a limited range of [-128, 127] from the address of the first byte of the instruction following the JR instruction.

See Also: [SJP *label*](#)

JRE *cc, label*

Opcode	Instruction	Clocks	Operation
—	JRE <i>cc, label</i> JRE <i>cc, mn</i>^a	9 (2,2,2,2,1)	if {<i>cc</i>} $PC = PC^b + ee$
ED C3 <i>ee</i> _{low} <i>ee</i> _{high}	JRE NZ, <i>mn</i>	9 (2,2,2,2,1)	if {NZ} $PC = PC + ee$
ED CB <i>ee</i> _{low} <i>ee</i> _{high}	JRE Z, <i>mn</i>	9 (2,2,2,2,1)	if {Z} $PC = PC + ee$
ED D3 <i>ee</i> _{low} <i>ee</i> _{high}	JRE NC, <i>mn</i>	9 (2,2,2,2,1)	if {NC} $PC = PC + ee$
ED DB <i>ee</i> _{low} <i>ee</i> _{high}	JRE C, <i>mn</i>	9 (2,2,2,2,1)	if {C} $PC = PC + ee$

a. The 16-bit constant *mn* is the destination logical address of the jump.

b. The value of PC after the instruction fetch.

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

If condition “cc” is true, this instruction transfers control to the specified address. The address is specified by a label or logical address. The assembler translates the label or logical address “mn” to a 16-bit signed displacement value, “ee”.

The displacement value “ee” is relative to the address of the first byte of the instruction following JRE. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of JRE.

If condition “cc” is not true, PC is incremented normally.

Condition Code	Flag Bit Value	Description
NZ	Z=0	True when the Z flag has not been set
Z	Z=1	True when the Z flag has been set
NC	C=0	True when the C flag has not been set
C	C=1	True when the C flag has been set

Note that the relative jump has a range of [-32768, 32767] from the address of the first byte of the instruction following the JRE instruction.

JRE *cx*, label

Opcode	Instruction	Clocks	Operation
—	JRE <i>cx</i>,label JRE <i>cx</i>,<i>mn</i>^a	9 (2,2,2,2,1)	if {<i>cx</i>} PC = PC^b + <i>ee</i>
ED A3 <i>ee</i> _{low} <i>ee</i> _{high}	JRE GT, <i>mn</i>	9 (2,2,2,2,1)	if {GT} PC = PC + <i>ee</i>
ED B3 <i>ee</i> _{low} <i>ee</i> _{high}	JRE LT, <i>mn</i>	9 (2,2,2,2,1)	if {LT} PC = PC + <i>ee</i>
ED AB <i>ee</i> _{low} <i>ee</i> _{high}	JRE GTU, <i>mn</i>	9 (2,2,2,2,1)	if {GTU} PC = PC + <i>ee</i>
ED BB <i>ee</i> _{low} <i>ee</i> _{high}	JRE V, <i>mn</i>	9 (2,2,2,2,1)	if {V} PC = PC + <i>ee</i>

- a. The 16-bit constant *mn* is the destination logical address of the jump
b. The value of PC after the instruction fetch.

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

If condition “*cx*” is true, this instruction transfers control to the specified address. The address is specified by a label or logical address. The assembler translates the label or logical address “*mn*” to a 16-bit signed displacement value, “*ee*”.

The displacement value “*ee*” is relative to the address of the first byte of the instruction following JRE. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of JRE.

If condition “*cx*” is not true, PC is incremented normally.

Condition Code	Flag Bit Value	Description
GT	(Z or (S xor V))=0	True when Z is 0 and L/V and S are either both 1 or both 0.
LT	(S xor V)=1	True when either S is 1 or L/V is 1.
GTU	((C=0) and (Z=0))=1	True when C and Z are both 0.
V	L/V=1	True when the L/V flag is set: there is overflow.

Note that the relative jump has a range of [-32768, 32767] from the address of the first byte of the instruction following the JRE instruction.

JRE *label*

Opcode	Instruction	Clocks	Operation
98 ee_{low} ee_{high}	JRE <i>label</i> JRE mn^a	7 (2,2,2,1)	$PC = PC^b + ee$

- The 16-bit constant mn is the destination logical address of the jump.
- The value of PC after the instruction fetch.

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

This instruction transfers control to the specified address. The address is specified by a label or logical address. The assembler translates the label or logical address “mn” to a 16-bit signed displacement value, “ee”.

The displacement value “ee” is relative to the address of the first byte of the instruction following JRE. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of JRE.

The relative jump has a range of [-32768, 32767] from the address of the first byte of the instruction following the JRE instruction.

Long Call Subroutine

2000, 3000, 4000

LCALL *x, mn*

Opcode	Instruction	Clocks	Operation
CF <i>n m x</i>	LCALL <i>x, mn</i>	19 (2,2,2,2,1,3,3,3,1)	(SP - 1) = XPC (SP - 2) = PC _{high} (SP - 3) = PC _{low} XPC = <i>x</i> PC = <i>mn</i> SP = SP - 3

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

This instruction is similar to the CALL routine in that it transfers program execution to the subroutine address specified by the 16-bit constant *mn*. The LCALL instruction is special in that it allows calls to be made to a computed address in XMEM. Note that the value of XPC (and consequently the address space defined by XPC) is dynamically changed with the LCALL instruction.

First, XPC is pushed on the stack. Next, PC is pushed on the stack, high-order byte first. Then XPC is loaded with the 8-bit constant *x* and PC is loaded with *mn*. The SP is updated to reflect the three bytes pushed onto it.

Alternate Forms

The Dynamic C assembler recognizes several forms of LCALL:

```
LCALL label
LCALL x:mn
LCALL x, mn
```

The parameter *label* is a user-defined label. The colon is equivalent to the comma as a delimiter.

Load

2000, 3000, 4000

LD A,EIR

LD A,IIR

Opcode	Instruction	Clocks	Operation
ED 57	LD A,EIR	4 (2,2)	A = EIR
ED 5F	LD A,IIR	4 (2,2)	A = IIR

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	-	-	•	•			

Description

Loads A with EIR or IIR.

EIR is used to specify the most significant byte of the External Interrupt address. The value loaded in EIR is concatenated with the appropriate External Interrupt address to form the 16-bit ISR starting address. IIR is used to specify the most significant byte of the Internal Peripheral Interrupt address. The value loaded in IIR is concatenated with the appropriate Internal Peripheral address to form the 16-bit ISR starting address for that peripheral.

Load

4000

LD A, HTR

Opcode	Instruction	Clocks	Operation
ED 50	LD A,HTR	4 (2,2)	A = HTR

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads A with HTR.

Load

2000, 3000, 4000

LD A,XPC

Opcode	Instruction	Clocks	Operation
ED 77	LD A,XPC	4 (2,2)	A = XPC

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads A with XPC.

This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

Load

2000, 3000, 4000

LD A, (BC)

LD A, (DE)

LD A, (mn)

Opcode	Instruction	Clocks	Operation
0A	LD A,(BC)	6 (2,2,2)	A = (BC)
1A	LD A,(DE)	6 (2,2,2)	A = (DE)
3A <i>n m</i>	LD A,(<i>mn</i>)	9 (2,2,2,1,2)	A = (<i>mn</i>)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•		•	

Description

Lloads A with the data whose address is:

- BC, or
- DE, or
- the 16-bit constant *mn*.

Load

4000

LD A, (IX+A)

LD A, (IY+A)

Opcode	Instruction	Clocks	Operation
DD 06	LD A,(IX+A)	8 (2,2,2,2)	A = (IX + A)
FD 06	LD A,(IY+A)	8 (2,2,2,2)	A = (IY + A)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•		•	

Description

Loads A with the data whose address is

- the sum of IX and A, or
- the sum of IY and A.

A is considered an 8-bit unsigned offset. These instructions are useful for accessing 256-byte lookup tables.

LD A, (*ps*+*d*)

Opcode	Instruction	Clocks	Operation
—	LD A, (<i>ps</i>+<i>d</i>)	7 (2,2,1,2)	$A = (ps + d)$
8D <i>d</i>	LD A,(PW+ <i>d</i>)	7 (2,2,1,2)	$A = (PW + d)$
9D <i>d</i>	LD A,(PX+ <i>d</i>)	7 (2,2,1,2)	$A = (PX + d)$
AD <i>d</i>	LD A,(PY+ <i>d</i>)	7 (2,2,1,2)	$A = (PY + d)$
BD <i>d</i>	LD A,(PZ+ <i>d</i>)	7 (2,2,1,2)	$A = (PZ + d)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Load A with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If *ps* is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address with only the low 16 bits being significant. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 or 24 bits (depending on the memory that is used) being significant.

The address is computed as the sum of *ps* and the 8-bit signed value *d*.

LD A, (ps+HL)

Opcode	Instruction	Clocks	Operation
—	LD A,(ps+HL)	6 (2,2,2)	A = (ps + HL)
8B	LD A,(PW+HL)	6 (2,2,2)	A = (PW + HL)
9B	LD A,(PX+HL)	6 (2,2,2)	A = (PX + HL)
AB	LD A,(PY+HL)	6 (2,2,2)	A = (PY + HL)
BB	LD A,(PZ+HL)	6 (2,2,2)	A = (PZ + HL)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Load A with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If *ps* is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address, with only the low 16 bits being significant. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 or 24 bits (depending on the memory that is used) being significant.

The address is computed as the sum of *ps* and HL. HL is considered to be sign extended to 24 bits.

LD BCDE, *ps*

Opcode	Instruction	Clocks	Operation
—	LD BCDE, <i>ps</i>	4 (2,2)	BCDE = <i>ps</i>
DD CD	LD BCDE, PW	4 (2,2)	BCDE = PW
DD DD	LD BCDE, PX	4 (2,2)	BCDE = PX
DD ED	LD BCDE, PY	4 (2,2)	BCDE = PY
DD FD	LD BCDE, PZ	4 (2,2)	BCDE = PZ

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
—	—	—	—		•			

Description

The 32-bit register BCDE is loaded with *ps* (any of the 32-bit registers PW, PX, PY or PZ).

Load

4000

LD BCDE, (HL)

Opcode	Instruction	Clocks	Operation
DD 1A	LD BCDE,(HL)	14 (2,2,2,2,2,2,2)	E = (HL) D = (HL + 1) C = (HL + 2) B = (HL + 3)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

The 32-bit register BCDE is loaded with the 4 bytes of data whose address starts at HL.

Load

4000

LD BCDE, (IX+d)

LD BCDE, (IY+d)

LD BCDE, (mn)

Opcode	Instruction	Clocks	Operation
DD CE <i>d</i>	LD BCDE,(IX+d)	15 (2,2,2,1,2,2,2,2)	E = (IX + <i>d</i>) D = (IX + <i>d</i> + 1) C = (IX + <i>d</i> + 2) B = (IX + <i>d</i> + 3)
DD DE <i>d</i>	LD BCDE,(IY+d)	15 (2,2,2,1,2,2,2,2)	E = (IY + <i>d</i>) D = (IY + <i>d</i> + 1) C = (IY + <i>d</i> + 2) B = (IY + <i>d</i> + 3)
93 <i>n m</i>	LD BCDE,(<i>mn</i>)	15 (2,2,2,1,2,2,2,2)	E = (<i>mn</i>) D = (<i>mn</i> + 1) C = (<i>mn</i> + 2) B = (<i>mn</i> + 3)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads BCDE with the 4 bytes of data whose address starts at:

- the sum of IX and the 8-bit signed displacement *d*, or
- the sum of IY and the 8-bit signed displacement *d*, or
- the 16-bit constant *mn*.

LD BCDE, ($ps+d$)

Opcode	Instruction	Clocks	Operation
—	LD BCDE, ($ps+d$)	15(2,2,2,1,2,2,2,2)	E = ($ps+d$); D = ($ps+d+1$) C = ($ps+d+2$); B = ($ps+d+3$)
DD 0E d	LD BCDE, (PW+ d)	15 (2,2,2,1,2,2,2,2)	E = (PW+ d); D = (PW+ $d+1$) C = (PW+ $d+2$); B = (PW+ $d+3$)
DD 1E d	LD BCDE, (PX+ d)	15 (2,2,2,1,2,2,2,2)	E = (PX+ d); D = (PX+ $d+1$) C = (PX+ $d+2$); B = (PX+ $d+3$)
DD 2E d	LD BCDE, (PY+ d)	15 (2,2,2,1,2,2,2,2)	E = (PY+ d); D = (PY+ $d+1$) C = (PY+ $d+2$); B = (PY+ $d+3$)
DD 3E d	LD BCDE, (PZ+ d)	15 (2,2,2,1,2,2,2,2)	E = (PZ+ d); D = (PZ+ $d+1$) C = (PZ+ $d+2$); B = (PZ+ $d+3$)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
—	—	—	—		•			

Description

Loads the 32-bit register BCDE with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If ps is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 or 24 bits (depending on the memory that is used) being significant.

The address is computed as the sum of ps and the 8-bit signed displacement d .

LD BCDE, (ps+HL)

Opcode	Instruction	Clocks	Operation
—	LD BCDE,(ps+HL)	14(2,2,2,2,2,2,2,2)	E = (ps+HL); D = (ps+HL+1) C = (ps+HL+2); B = (ps+HL+3)
DD 0C <i>d</i>	LD BCDE,(PW+HL)	14(2,2,2,2,2,2,2,2)	E = (PW+HL); D = (PW+HL+1) C = (PW+HL+2); B = (PW+HL+3)
DD 1C <i>d</i>	LD BCDE,(PX+HL)	14(2,2,2,2,2,2,2,2)	E = (PX+HL); D = (PX+HL+1) C = (PX+HL+2); B = (PX+HL+3)
DD 2C <i>d</i>	LD BCDE,(PY+HL)	14(2,2,2,2,2,2,2,2)	E = (PY+HL); D = (PY+HL+1) C = (PY+HL+2); B = (PY+HL+3)
DD 3C <i>d</i>	LD BCDE,(PZ+HL)	14(2,2,2,2,2,2,2,2)	E = (PZ+HL); D = (PZ+HL+1) C = (PZ+HL+2); B = (PZ+HL+3)

Flags				ALTD			IOI//IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads the 32-bit register BCDE with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If *ps* is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 or 24 bits (depending on the memory that is used) being significant.

The address is computed as the sum of *ps* and HL. HL is considered to be sign extended to 24 bits.

Load

4000

LD BCDE, d

LD BCDE, (SP+HL)

LD BCDE, (SP+ n)

Opcode	Instruction	Clocks	Operation
A3 d	LD BCDE, d	4(2,2)	BCDE = d (sign-extended to 32 bits)
DD FE	LD BCDE,(SP+HL)	14(2,2,2,2,2,2,2)	E = (SP + HL) D = (SP + HL + 1) C = (SP + HL + 2) B = (SP + HL + 3)
DD EE n	LD BCDE,(SP+ n)	15(2,2,2,1,2,2,2,2)	E = (SP + n) D = (SP + n + 1) C = (SP + n + 2) B = (SP + n + 3)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads the 32-bit register BCDE with d , the 8-bit constant sign extended to 32 bits, or the data whose address is:

- the sum of SP and HL, or
- the sum of SP and the 8-bit unsigned constant n

Load

4000

LD BC,HL

Opcode	Instruction	Clocks	Operation
91	LD BC,HL	2	BC = HL

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads BC with HL.

Load

2000, 3000, 4000

LD dd' , BC

LD dd' , DE

Opcode	Instruction	Clocks	Operation
—	LD dd', BC	4 (2,2)	$dd' = BC$
ED 49	LD BC',BC	4 (2,2)	BC' = BC
ED 59	LD DE',BC	4 (2,2)	DE' = BC
ED 69	LD HL',BC	4 (2,2)	HL' = BC
—	LD dd', DE	4 (2,2)	$dd' = DE$
ED 41	LD BC',DE	4 (2,2)	BC' = DE
ED 51	LD DE',DE	4 (2,2)	DE' = DE
ED 61	LD HL',DE	4 (2,2)	HL' = DE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the alternate register dd' (any of the registers BC', DE', or HL') with BC or DE.

Load

2000, 3000, 4000

LD *dd, mn*

Opcode	Instruction	Clocks	Operation
—	LD <i>dd, mn</i>	6 (2,2,2)	<i>dd = mn</i>
01 <i>n m</i>	LD BC, <i>mn</i>	6 (2,2,2)	BC = <i>mn</i>
11 <i>n m</i>	LD DE, <i>mn</i>	6 (2,2,2)	DE = <i>mn</i>
21 <i>n m</i>	LD HL, <i>mn</i>	6 (2,2,2)	HL = <i>mn</i>
31 <i>n m</i>	LD SP, <i>mn</i>	6 (2,2,2)	SP = <i>mn</i>

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads *dd* (any of the 16-bit registers BC, DE, HL, or SP) with the 16-bit constant *mn*.

Load

2000, 3000, 4000

LD *dd*, (*mn*)

Opcode	Instruction	Clocks	Operation
—	LD <i>dd</i>,(<i>mn</i>)	13 (2,2,2,2,1,2,2)	$dd_{\text{low}} = (mn)$ $dd_{\text{high}} = (mn + 1)$
ED 4B <i>n m</i>	LD BC,(<i>mn</i>)	13 (2,2,2,2,1,2,2)	$C = (mn)$ $B = (mn + 1)$
ED 5B <i>n m</i>	LD DE,(<i>mn</i>)	13 (2,2,2,2,1,2,2)	$E = (mn)$ $D = (mn + 1)$
ED 6B <i>n m</i>	LD HL,(<i>mn</i>) ^a	13 (2,2,2,2,1,2,2)	$L = (mn)$ $H = (mn + 1)$
ED 7B <i>n m</i>	LD SP,(<i>mn</i>)	13 (2,2,2,2,1,2,2)	$SP_{\text{low}} = (mn)$ $SP_{\text{high}} = (mn + 1)$

- a. A faster 3-byte version of LD HL,(mn) exists; this is the opcode that is generated by the assembler.
See [LD HL,\(mn\)](#) for more information.

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•		•	

Description

Loads *dd* (any of the 16-bit registers BC, DE, HL or SP) with the data whose address is the 16-bit constant *mn*.

Load

4000

LD DE,HL

Opcode	Instruction	Clocks	Operation
B1	LD DE,HL	2	DE = HL

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads DE with HL.

Load

2000, 3000, 4000

LD EIR,A

LD IIR,A

Opcode	Instruction	Clocks	Operation
ED 47	LD EIR,A	4 (2,2)	EIR = A
ED 4F	LD IIR,A	4 (2,2)	IIR = A

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

- **LD EIR,A**: Loads the External Interrupt Register, EIR, with A. The EIR is used to specify the most significant byte (MSB) of the External Interrupt address. The value loaded in the EIR is concatenated with the appropriate External Interrupt address to form the 16-bit ISR starting address.
- **LD IIR,A**: Loads the Internal Interrupt Register, IIR, with A. The IIR is used to specify the most significant byte (MSB) of the Internal Peripheral Interrupt address. The value loaded in the IIR is concatenated with the appropriate Internal Peripheral address to form the 16-bit ISR starting address for that peripheral.

Load

4000

LD HL, BC

LD HL, DE

Opcode	Instruction	Clocks	Operation
81	LD HL,BC	2	HL = BC
A1	LD HL,DE	2	HL = DE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads HL with BC or DE.

Load

2000, 3000, 4000

LD HL, IX

LD HL, IY

Opcode	Instruction	Clocks	Operation
DD 7C	LD HL,IX	4 (2,2)	HL = IX
FD 7C	LD HL,IY	4 (2,2)	HL = IY

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads HL with IX or IY.

Load

2000, 3000, 4000

LD HL, (*mn*)

LD HL, (HL+*d*)

LD HL, (IX+*d*)

LD HL, (IY+*d*)

Opcode	Instruction	Clocks	Operation
2A <i>n m</i>	LD HL,(<i>mn</i>)	11 (2,2,2,1,2,2)	L = (<i>mn</i>) H = (<i>mn</i> + 1)
DD E4 <i>d</i>	LD HL,(HL+ <i>d</i>)	11 (2,2,2,1,2,2)	L = (HL + <i>d</i>) H = (HL + <i>d</i> + 1)
E4 <i>d</i>	LD HL,(IX+ <i>d</i>)	9 (2,2,1,2,2)	L = (IX + <i>d</i>) H = (IX + <i>d</i> + 1)
FD E4 <i>d</i>	LD HL,(IY+ <i>d</i>)	11 (2,2,2,1,2,2)	L = (IY + <i>d</i>) H = (IY + <i>d</i> + 1)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•		•	

Description

Loads HL with the data whose address is

- the 16-bit constant *mn*, or
- the sum of HL and the 8-bit signed displacement *d*, or
- the sum of IX and the 8-bit signed displacement *d*, or
- the sum of IY and the 8-bit signed displacement *d*.

LD HL, (*ps*+BC)

Opcode	Instruction	Clocks	Operation
—	LD HL, (<i>ps</i>+BC)	10(2,2,2,2,2)	L = (<i>ps</i> + BC) H = (<i>ps</i> + BC + 1)
ED 06	LD HL,(PW+BC)	10(2,2,2,2,2)	L = (PW + BC) H = (PW + BC + 1)
ED 16	LD HL,(PX+BC)	10(2,2,2,2,2)	L = (PX + BC) H = (PX + BC + 1)
ED 26	LD HL,(PY+BC)	10(2,2,2,2,2)	L = (PY + BC) H = (PY + BC + 1)
ED 36	LD HL,(PZ+BC)	10(2,2,2,2,2)	L = (PZ + BC) H = (PZ + BC + 1)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads HL with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If *ps* is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

The address is computed as the sum of *ps* and BC. BC is considered to be sign extended to 24 bits.

LD HL, ($ps+d$)

Opcode	Instruction	Clocks	Operation
—	LD HL, ($ps+d$)	9(2,2,1,2,2)	$L = (ps + d)$ $H = (ps + d + 1)$
85 d	LD HL, (PW+ d)	9(2,2,1,2,2)	$L = (PW + d)$ $H = (PW + d + 1)$
95 d	LD HL, (PX+ d)	9(2,2,1,2,2)	$L = (PX + d)$ $H = (PX + d + 1)$
A5 d	LD HL, (PY+ d)	9(2,2,1,2,2)	$L = (PY + d)$ $H = (PY + d + 1)$
B5 d	LD HL, (PZ+ d)	9(2,2,1,2,2)	$L = (PZ + d)$ $H = (PZ + d + 1)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
—	—	—	—		•			

Description

Loads HL with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If ps is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

The address is computed as the sum of ps and the 8-bit signed displacement d .

Load

4000

LD HL, (SP+HL)

Opcode	Instruction	Clocks	Operation
ED FE	LD HL,(SP+HL)	10(2,2,2,2,2)	L = (SP + HL) H = (SP + HL + 1)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads HL with the data whose address is the sum of SP and HL.

Load

4000

LD HL, LXPC

Opcode	Instruction	Clocks	Operation
9F	LD HL,LXPC	2	HL = LXPC

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads HL with the extended 12-bit XPC (LXPC). This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

Load

4000

LD HTR, A

Opcode	Instruction	Clocks	Operation
ED 40	LD HTR,A	4 (2,2)	HTR = A

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads HTR with A.

Load

2000, 3000, 4000

LD HL, (SP+n)

Opcode	Instruction	Clocks	Operation
C4 <i>n</i>	LD HL,(SP+ <i>n</i>)	9 (2,2,1,2,2)	L = (SP + <i>n</i>) H = (SP + <i>n</i> + 1)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads HL with the data whose address is the sum of SP and the 8-bit unsigned constant *n*.

Load

2000, 3000, 4000

LD IX, HL

LD IX, *mn*

LD IY, HL

LD IY, *mn*

Opcode	Instruction	Clocks	Operation
DD 7D	LD IX,HL	4 (2,2)	IX = HL
DD 21 <i>n m</i>	LD IX, <i>mn</i>	8 (2,2,2,2)	IX = <i>mn</i>
FD 7D	LD IY,HL	4 (2,2)	IY = HL
FD 21 <i>n m</i>	LD IY, <i>mn</i>	8 (2,2,2,2)	IY = <i>mn</i>

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads IX or IY with HL or the 16-bit constant *mn*.

Load

2000, 3000, 4000

LD IX, (*mn*)

Opcode	Instruction	Clocks	Operation
DD 2A <i>n m</i>	LD IX,(<i>mn</i>)	13 (2,2,2,2,1,2,2)	$IX_{low} = (mn)$ $IX_{high} = (mn + 1)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-				•	

Description

Lloads IX with the data whose address is the 16-bit constant *mn*.

Load

2000, 3000, 4000

LD IX, (SP+n)

Opcode	Instruction	Clocks	Operation
DD C4 <i>n</i>	LD IX,(SP+ <i>n</i>)	11 (2,2,2,1,2,2)	$IX_{low} = (SP + n)$ $IX_{high} = (SP + n + 1)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads IX with the data whose address is the sum of SP and the 8-bit unsigned constant *n*.

Load

2000, 3000, 4000

LD IY, (mn)

Opcode	Instruction	Clocks	Operation
FD 2A n m	LD IY,(mn)	13 (2,2,2,2,1,2,2)	$IY_{low} = (mn)$ $IY_{high} = (mn + 1)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-				•	

Description

Lloads IY with the data whose address is the 16-bit constant *mn*.

Load

2000, 3000, 4000

LD IY, (SP+n)

Opcode	Instruction	Clocks	Operation
FD C4 <i>n</i>	LD IY,(SP+ <i>n</i>)	11 (2,2,2,1,2,2)	$IY_{low} = (SP + n)$ $IY_{high} = (SP + n + 1)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads IY with the data whose address is the sum of SP and the 8-bit unsigned constant *n*.

Load

4000

LD JKHL, $\bar{d}$

Opcode	Instruction	Clocks	Operation
A4 $\bar{d}$	LD JKHL, $\bar{d}$	4(2,2)	JKHL = $\bar{d}$ (sign-extended to 32 bits)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads JKHL with the 8-bit value $\bar{d}$, sign-extended to 32 bits.

LD JKHL, *ps*

Opcode	Instruction	Clocks	Operation
—	LD JKHL, <i>ps</i>	4(2,2)	JKHL = <i>ps</i>
FD CD	LD JKHL, PW	4(2,2)	JKHL = PW
FD DD	LD JKHL, PX	4(2,2)	JKHL = PX
FD ED	LD JKHL, PY	4(2,2)	JKHL = PY
FD FD	LD JKHL, PZ	4(2,2)	JKHL = PZ

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads JKHL with *ps* (any of the 32-bit registers PW, PX, PY or PZ).

Load

4000

LD JKHL, (HL)

Opcode	Instruction	Clocks	Operation
FD 1A	LD JKHL,(HL)	14(2,2,2,2,2,2,2)	JKHL= (HL)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads JKHL with the data whose address is in HL.

Load

4000

LD JKHL, (SP+HL)

Opcode	Instruction	Clocks	Operation
FD FE	LD JKHL,(SP+HL)	14(2,2,2,2,2,2,2)	JKHL= (SP + HL)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads JKHL with the data whose address is the sum of SP and HL.

Load

4000

LD JKHL, (IX+ d)

LD JKHL, (IY+ d)

Opcode	Instruction	Clocks	Operation
FD CE d	LD JKHL,(IX+ d)	15(2,2,2,1,2,2,2,2)	JKHL= (IX + d)
FD DE d	LD JKHL,(IY+ d)	15(2,2,2,1,2,2,2,2)	JKHL= (IY + d)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads JKHL with the data whose address is

- the sum of IX and the 8-bit signed displacement d , or
- the sum of IY and the 8-bit signed displacement d

Load

4000

LD JKHL, (*mn*)

Opcode	Instruction	Clocks	Operation
94 <i>n m</i>	LD JKHL,(<i>mn</i>)	15(2,2,2,1,2,2,2,2)	JKHL= (<i>mn</i>)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads JKHL with the data whose address is the 16-bit constant *mn*.

LD JKHL, ($ps+d$)

Opcode	Instruction	Clocks	Operation
—	LD JKHL, ($ps+d$)	15(2,2,2,1,2,2,2,2)	JKHL = ($ps+d$)
FD 0E d	LD JKHL, (PW+ d)	15(2,2,2,1,2,2,2,2)	JKHL = (PW+ d)
FD 1E d	LD JKHL, (PX+ d)	15(2,2,2,1,2,2,2,2)	JKHL = (PX+ d)
FD 2E d	LD JKHL, (PY+ d)	15(2,2,2,1,2,2,2,2)	JKHL = (PY+ d)
FD 3E d	LD JKHL, (PZ+ d)	15(2,2,2,1,2,2,2,2)	JKHL = (PZ+ d)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads JKHL with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If ps is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

The address is computed as the sum of ps and the 8-bit signed displacement d .

LD JKHL, ($ps+HL$)

Opcode	Instruction	Clocks	Operation
—	LD JKHL, ($ps+HL$)	14 (2,2,2,2,2,2,2)	JKHL= ($ps+HL$)
FD 0C <i>d</i>	LD JKHL,(PW+HL)	14 (2,2,2,2,2,2,2)	JKHL= (PW+HL)
FD 1C <i>d</i>	LD JKHL,(PX+HL)	14 (2,2,2,2,2,2,2)	JKHL= (PX+HL)
FD 2C <i>d</i>	LD JKHL,(PY+HL)	14 (2,2,2,2,2,2,2)	JKHL= (PY+HL)
FD 3C <i>d</i>	LD JKHL,(PZ+HL)	14 (2,2,2,2,2,2,2)	JKHL= (PZ+HL)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads JKHL with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If ps is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

The address is computed as the sum of ps and HL. HL is considered sign extended to 24 bits.

Load

4000

LD JKHL, (SP+n)

Opcode	Instruction	Clocks	Operation
FD EE <i>n</i>	LD JKHL,(SP+ <i>n</i>)	15 (2,2,2,1,2,2,2,2)	$L = (SP + n)$ $H = (SP + n + 1)$ $K = (SP + n + 2)$ $J = (SP + n + 3)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads JKHL with the data whose address is the sum of SP and the 8-bit unsigned constant *n*.

Load

4000

LD JK, mn

Opcode	Instruction	Clocks	Operation
A9 n m	LD JK, mn	6 (2,2,2)	JK = mn

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads JK with the 16-bit constant *mn*.

Load

4000

LD JK, (*mn*)

Opcode	Instruction	Clocks	Operation
99 <i>n m</i>	LD JK,(<i>mn</i>)	11 (2,2,2,1,2,2)	$J = (mn)$ $K = (mn + 1)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•		•	

Description

Loads JK with the data whose address is *mn*.

LD *pd*, BCDE

Opcode	Instruction	Clocks	Operation
—	LD <i>pd</i> ,BCDE	4 (2,2)	pd = BCDE
DD 8D	LD PW,BCDE	4 (2,2)	PW = BCDE
DD 9D	LD PX,BCDE	4 (2,2)	PX = BCDE
DD AD	LD PY,BCDE	4 (2,2)	PY = BCDE
DD BD	LD PZ,BCDE	4 (2,2)	PZ = BCDE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads *pd* (any of the 32-bit registers PW, PX, PY or PZ) with BCDE.

LD *pd*, JKHL

Opcode	Instruction	Clocks	Operation
—	LD <i>pd</i>, JKHL	4 (2,2)	<i>pd</i> = JKHL
FD 8D	LD PW, JKHL	4 (2,2)	PW = JKHL
FD 9D	LD PX, JKHL	4 (2,2)	PX = JKHL
FD AD	LD PY, JKHL	4 (2,2)	PY = JKHL
FD BD	LD PZ, JKHL	4 (2,2)	PZ = JKHL

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
—	—	—	—					

Description

Loads *pd* (any of the 32-bit registers PW, PX, PY or PZ) with JKHL.

LD $pd, klmn$

Opcode	Instruction	Clocks	Operation
—	LD $pd, klmn$	12 (2,2,2,2,2,2)	$pd = klmn$
ED 0C $n\ m\ l\ k$	LD PW, $klmn$	12 (2,2,2,2,2,2)	$PW_0=n; PW_1=m; PW_2=l; PW_3=k$
ED 1C $n\ m\ l\ k$	LD PX, $klmn$	12 (2,2,2,2,2,2)	$PX_0=n; PX_1=m; PX_2=l; PX_3=k$
ED 2C $n\ m\ l\ k$	LD PY, $klmn$	12 (2,2,2,2,2,2)	$PY_0=n; PY_1=m; PY_2=l; PY_3=k$
ED 3C $n\ m\ l\ k$	LD PZ, $klmn$	12 (2,2,2,2,2,2)	$PZ_0=n; PZ_1=m; PZ_2=l; PZ_3=k$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the 32-bit constant $klmn$.

LD *pd,ps*

Opcode	Instruction	Clocks	Operation
—	LD <i>pd,ps</i>	4 (2,2)	<i>pd = ps</i>
6D 07	LD PW,PW	4 (2,2)	PW = PW
6D 17	LD PW,PX		PW = PX
6D 27	LD PW,PY		PW = PY
6D 37	LD PW,PZ		PW = PZ
6D 47	LD PX,PW	4 (2,2)	PX = PW
6D 57	LD PX,PX		PX = PX
6D 67	LD PX,PY		PX = PY
6D 77	LD PX,PZ		PX = PZ
6D 87	LD PY,PW	4 (2,2)	PY = PW
6D 97	LD PY,PX		PY = PX
6D A7	LD PY,PY		PY = PY
6D B7	LD PY,PZ		PY = PZ
6D C7	LD PZ,PW	4 (2,2)	PZ = PW
6D D7	LD PZ,PX		PZ = PX
6D E7	LD PZ,PY		PZ = PY
6D F7	LD PZ,PZ		PZ = PZ

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
—	—	—	—		•			

Description

Loads *pd* (any of the 32-bit registers PW, PX, PY or PZ) with *ps* (any of PW, PX, PY or PZ).

LD $pd, ps+d$

Opcode	Instruction	Clocks	Operation
—	LD $pd, ps+d$	6 (2,2,2)	$pd = ps + d$
6D 0C d	LD PW, PW+ d	6 (2,2,2)	PW = PW + d
6D 1C d	LD PW, PX+ d		PW = PX + d
6D 2C d	LD PW, PY+ d		PW = PY + d
6D 3C d	LD PW, PZ+ d		PW = PZ + d
6D 4C d	LD PX, PW+ d	6 (2,2,2)	PX = PW + d
6D 5C d	LD PX, PX+ d		PX = PX + d
6D 6C d	LD PX, PY+ d		PX = PY + d
6D 7C d	LD PX, PZ+ d		PX = PZ + d
6D 8C d	LD PY, PW+ d	6 (2,2,2)	PY = PW + d
6D 9C d	LD PY, PX+ d		PY = PX + d
6D AC d	LD PY, PY+ d		PY = PY + d
6D BC d	LD PY, PZ+ d		PY = PZ + d
6D CC d	LD PZ, PW+ d	6 (2,2,2)	PZ = PW + d
6D DC d	LD PZ, PX+ d		PZ = PX + d
6D EC d	LD PZ, PY+ d		PZ = PY + d
6D FC d	LD PZ, PZ+ d		PZ = PZ + d

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the sum of ps (any of PW, PX, PY or PZ) and the 8-bit displacement d . These instructions cannot be used for general 32-bit arithmetic because the addition depends on the upper two bytes of ps . If the upper two bytes are all 1's, then it is 16-bit addition. The following example illustrates this point:

```
ld PW, 0xFFFFFFFF
ld PW, PW+1           ;yields PW=0xFFFFF0000

ld PW, 0x7FFFFFFF
ld PW, PW+1           ;yields PW=0x800000000
```

LD $pd, ps+DE$

Opcode	Instruction	Clocks	Operation
—	LD $pd, ps+DE$	4 (2,2)	$pd = ps + DE$
6D 06	LD PW,PW+DE	4 (2,2)	PW = PW + DE
6D 16	LD PW,PX+DE		PW = PX + DE
6D 26	LD PW,PY+DE		PW = PY + DE
6D 36	LD PW,PZ+DE		PW = PZ + DE
6D 46	LD PX,PW+DE	4 (2,2)	PX = PW + DE
6D 56	LD PX,PX+DE		PX = PX + DE
6D 66	LD PX,PY+DE		PX = PY + DE
6D 76	LD PX,PZ+DE		PX = PZ + DE
6D 86	LD PY,PW+DE	4 (2,2)	PY = PW + DE
6D 96	LD PY,PX+DE		PY = PX + DE
6D A6	LD PY,PY+DE		PY = PY + DE
6D B6	LD PY,PZ+DE		PY = PZ + DE
6D C6	LD PZ,PW+DE	4 (2,2)	PZ = PW + DE
6D D6	LD PZ,PX+DE		PZ = PX + DE
6D E6	LD PZ,PY+DE		PZ = PY + DE
6D F6	LD PZ,PZ+DE		PZ = PZ + DE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the sum of ps (any of PW, PX, PY or PZ) and DE. These instructions cannot be used for general 32-bit arithmetic because the addition depends on the upper two bytes of ps . If the upper two bytes are all ones, then it is 16-bit addition. The following example illustrates this point:

```
ld PW, 0xFFFFFFFF
ld PW, PW+DE           ;yields PW=0xFFFF0000 if DE=1

ld PW, 0x7FFFFFFF
ld PW, PW+DE           ;yields PW=0x80000000 if DE=1
```

LD $pd, ps+HL$

Opcode	Instruction	Clocks	Operation
—	LD $pd, ps+HL$	4 (2,2)	$pd = ps + HL$
6D 0E	LD PW,PW+HL	4 (2,2)	PW = PW + HL
6D 1E	LD PW,PX+HL		PW = PX + HL
6D 2E	LD PW,PY+HL		PW = PY + HL
6D 3E	LD PW,PZ+HL		PW = PZ + HL
6D 4E	LD PX,PW+HL	4 (2,2)	PX = PW + HL
6D 5E	LD PX,PX+HL		PX = PX + HL
6D 6E	LD PX,PY+HL		PX = PY + HL
6D 7E	LD PX,PZ+HL		PX = PZ + HL
6D 8E	LD PY,PW+HL	4 (2,2)	PY = PW + HL
6D 9E	LD PY,PX+HL		PY = PX + HL
6D AE	LD PY,PY+HL		PY = PY + HL
6D BE	LD PY,PZ+HL		PY = PZ + HL
6D CE	LD PZ,PW+HL	4 (2,2)	PZ = PW + HL
6D DE	LD PZ,PX+HL		PZ = PX + HL
6D EE	LD PZ,PY+HL		PZ = PY + HL
6D FE	LD PZ,PZ+HL		PZ = PZ + HL

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the sum of ps (any of PW, PX, PY or PZ) and HL. These instructions cannot be used for general 32-bit arithmetic because the addition depends on the upper two bytes of ps . If the upper two bytes are all ones, then it is 16-bit addition. The following example illustrates this point:

```
ld PW, 0xFFFFFFFF
ld PW, PW+HL           ;yields PW=0xFFFF0000 if HL=1

ld PW, 0x7FFFFFFFFF
ld PW, PW+HL           ;yields PW=0x80000000 if HL=1
```

LD $pd, ps+IX$

Opcode	Instruction	Clocks	Operation
—	LD $pd, ps+IX$	4 (2,2)	$pd = ps + IX$
6D 04	LD PW,PW+IX	4 (2,2)	PW = PW + IX
6D 14	LD PW,PX+IX		PW = PX + IX
6D 24	LD PW,PY+IX		PW = PY + IX
6D 34	LD PW,PZ+IX		PW = PZ + IX
6D 44	LD PX,PW+IX	4 (2,2)	PX = PW + IX
6D 54	LD PX,PX+IX		PX = PX + IX
6D 64	LD PX,PY+IX		PX = PY + IX
6D 74	LD PX,PZ+IX		PX = PZ + IX
6D 84	LD PY,PW+IX	4 (2,2)	PY = PW + IX
6D 94	LD PY,PX+IX		PY = PX + IX
6D A4	LD PY,PY+IX		PY = PY + IX
6D B4	LD PY,PZ+IX		PY = PZ + IX
6D C4	LD PZ,PW+IX	4 (2,2)	PZ = PW + IX
6D D4	LD PZ,PX+IX		PZ = PX + IX
6D E4	LD PZ,PY+IX		PZ = PY + IX
6D F4	LD PZ,PZ+IX		PZ = PZ + IX

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the sum of ps (any of PW, PX, PY or PZ) and IX. These instructions cannot be used for general 32-bit arithmetic because the addition depends on the upper two bytes of ps . If the upper two bytes are all ones, then it is 16-bit addition. The following example illustrates this point:

```
ld PW, 0xFFFFFFFF
ld PW, PW+IX           ;yields PW=0xFFFF0000 if IX=1

ld PW, 0x7FFFFFFF
ld PW, PW+IX           ;yields PW=0x80000000 if IX=1
```

LD $pd, ps+IY$

Opcode	Instruction	Clocks	Operation
—	LD $pd, ps+IY$	4 (2,2)	$pd = ps + IY$
6D 05	LD PW,PW+IY	4 (2,2)	PW = PW + IY
6D 15	LD PW,PX+IY		PW = PX + IY
6D 25	LD PW,PY+IY		PW = PY + IY
6D 35	LD PW,PZ+IY		PW = PZ + IY
6D 45	LD PX,PW+IY	4 (2,2)	PX = PW + IY
6D 55	LD PX,PX+IY		PX = PX + IY
6D 65	LD PX,PY+IY		PX = PY + IY
6D 75	LD PX,PZ+IY		PX = PZ + IY
6D 85	LD PY,PW+IY	4 (2,2)	PY = PW + IY
6D 95	LD PY,PX+IY		PY = PX + IY
6D A5	LD PY,PY+IY		PY = PY + IY
6D B5	LD PY,PZ+IY		PY = PZ + IY
6D C5	LD PZ,PW+IY	4 (2,2)	PZ = PW + IY
6D D5	LD PZ,PX+IY		PZ = PX + IY
6D E5	LD PZ,PY+IY		PZ = PY + IY
6D F5	LD PZ,PZ+IY		PZ = PZ + IY

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the sum of ps (any of PW, PX, PY or PZ) and IY. These instructions cannot be used for general 32-bit arithmetic because the addition depends on the upper two bytes of ps . If the upper two bytes are all ones, then it is 16-bit addition. The following example illustrates this point:

```
ld PW, 0xFFFFFFFF
ld PW, PW+IY           ;yields PW=0xFFFF0000 if IY=1

ld PW, 0x7FFFFFFF
ld PW, PW+IY           ;yields PW=0x80000000 if IY=1
```

LD *pd*, (HTR+HL)

Opcode	Instruction	Clocks	Operation
—	LD <i>pd</i> ,(HTR+HL)	14 (2,2,2,2,2,2,2)	$pd_0 = (HTR + HL)$ $pd_1 = (HTR + HL + 1)$ $pd_2 = (HTR + HL + 2)$ $pd_3 = (HTR + HL + 3)$
ED 01	LD PW,(HTR+HL)	14 (2,2,2,2,2,2,2)	$PW_0 = (HTR + HL)$ $PW_1 = (HTR + HL + 1)$ $PW_2 = (HTR + HL + 2)$ $PW_3 = (HTR + HL + 3)$
ED 11	LD PX,(HTR+HL)	14 (2,2,2,2,2,2,2)	$PX_0 = (HTR + HL)$ $PX_1 = (HTR + HL + 1)$ $PX_2 = (HTR + HL + 2)$ $PX_3 = (HTR + HL + 3)$
ED 21	LD PY,(HTR+HL)	14 (2,2,2,2,2,2,2)	$PY_0 = (HTR + HL)$ $PY_1 = (HTR + HL + 1)$ $PY_2 = (HTR + HL + 2)$ $PY_3 = (HTR + HL + 3)$
ED 31	LD PZ,(HTR+HL)	14 (2,2,2,2,2,2,2)	$PZ_0 = (HTR + HL)$ $PZ_1 = (HTR + HL + 1)$ $PZ_2 = (HTR + HL + 2)$ $PZ_3 = (HTR + HL + 3)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads *pd* (any of the 32-bit registers PW, PX, PY or PZ) with the data whose address is the sum of HTR and HL.

LD $pd, (ps+d)$

Opcode	Instruction	Clocks	Operation
—	LD $pd, (ps+d)$	15 (2,2,2,1,2,2,2,2)	$pd_0=(ps+d)$; $pd_1=(ps+d+1)$ $pd_2=(ps+d+2)$; $pd_3=(ps+d+3)$
6D 08 d	LD PW,(PW+ d)	15 (2,2,2,1,2,2,2,2)	$PW_0=(ps+d)$ $PW_1=(ps+d+1)$ $PW_2=(ps+d+2)$ $PW_3=(ps+d+3)$
6D 18 d	LD PW,(PX+ d)		
6D 28 d	LD PW,(PY+ d)		
6D 38 d	LD PW,(PZ+ d)		
6D 48 d	LD PX,(PW+ d)	15 (2,2,2,1,2,2,2,2)	$PX_0=(ps+d)$ $PX_1=(ps+d+1)$ $PX_2=(ps+d+2)$ $PX_3=(ps+d+3)$
6D 58 d	LD PX,(PX+ d)		
6D 68 d	LD PX,(PY+ d)		
6D 78 d	LD PX,(PZ+ d)		
6D 88 d	LD PY,(PW+ d)	15 (2,2,2,1,2,2,2,2)	$PY_0=(ps+d)$ $PY_1=(ps+d+1)$ $PY_2=(ps+d+2)$ $PY_3=(ps+d+3)$
6D 98 d	LD PY,(PX+ d)		
6D A8 d	LD PY,(PY+ d)		
6D B8 d	LD PY,(PZ+ d)		
6D C8 d	LD PZ,(PW+ d)	15 (2,2,2,1,2,2,2,2)	$PZ_0=(ps+d)$ $PZ_1=(ps+d+1)$ $PZ_2=(ps+d+2)$ $PZ_3=(ps+d+3)$
6D D8 d	LD PZ,(PX+ d)		
6D E8 d	LD PZ,(PY+ d)		
6D F8 d	LD PZ,(PZ+ d)		

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
—	—	—	—		•			

Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If ps is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

The address is computed as the sum of ps and the 8-bit displacement d .

LD $pd, (ps+HL)$

Opcode	Instruction	Clocks	Operation
—	LD $pd, (ps+HL)$	14 (2,2,2,2,2,2,2)	$pd_0=(ps+HL)$; $pd_1=(ps+HL+1)$ $pd_2=(ps+HL+2)$; $pd_3=(ps+HL+3)$
6D 0A	LD PW,(PW+HL)	14 (2,2,2,2,2,2,2)	$PW_0=(ps+HL)$
6D 1A	LD PW,(PX+HL)		$PW_1=(ps+HL+1)$
6D 2A	LD PW,(PY+HL)		$PW_2=(ps+HL+2)$
6D 3A	LD PW,(PZ+HL)		$PW_3=(ps+HL+3)$
6D 4A	LD PX,(PW+HL)	14 (2,2,2,2,2,2,2)	$PX_0=(ps+HL)$
6D 5A	LD PX,(PX+HL)		$PX_1=(ps+HL+1)$
6D 6A	LD PX,(PY+HL)		$PX_2=(ps+HL+2)$
6D 7A	LD PX,(PZ+HL)		$PX_3=(ps+HL+3)$
6D 8A	LD PY,(PW+HL)	14 (2,2,2,2,2,2,2)	$PY_0=(ps+HL)$
6D 9A	LD PY,(PX+HL)		$PY_1=(ps+HL+1)$
6D AA	LD PY,(PY+HL)		$PY_2=(ps+HL+2)$
6D BA	LD PY,(PZ+HL)		$PY_3=(ps+HL+3)$
6D CA	LD PZ,(PW+HL)	14 (2,2,2,2,2,2,2)	$PZ_0=(ps+HL)$
6D DA	LD PZ,(PX+HL)		$PZ_1=(ps+HL+1)$
6D EA	LD PZ,(PY+HL)		$PZ_2=(ps+HL+2)$
6D FA	LD PZ,(PZ+HL)		$PZ_3=(ps+HL+3)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If ps is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

The address is computed as the sum of ps and HL. HL is considered sign extended to 24 bits.

LD $pd, (SP+n)$

Opcode	Instruction	Clocks	Operation
—	LD $pd, (SP+n)$	15 (2,2,2,1,2,2,2,2)	$pd_0 = (SP+n)$ $pd_1 = (SP+n+1)$ $pd_2 = (SP+n+2)$ $pd_3 = (SP+n+3)$
ED 04 n	LD PW, $(SP+n)$	15 (2,2,2,1,2,2,2,2)	$PW_0 = (SP+n)$ $PW_1 = (SP+n+1)$ $PW_2 = (SP+n+2)$ $PW_3 = (SP+n+3)$
ED 14 n	LD PX, $(SP+n)$	15 (2,2,2,1,2,2,2,2)	$PX_0 = (SP+n)$ $PX_1 = (SP+n+1)$ $PX_2 = (SP+n+2)$ $PX_3 = (SP+n+3)$
ED 24 n	LD PY, $(SP+n)$	15 (2,2,2,1,2,2,2,2)	$PY_0 = (SP+n)$ $PY_1 = (SP+n+1)$ $PY_2 = (SP+n+2)$ $PY_3 = (SP+n+3)$
ED 34 n	LD PZ, $(SP+n)$	15 (2,2,2,1,2,2,2,2)	$PZ_0 = (SP+n)$ $PZ_1 = (SP+n+1)$ $PZ_2 = (SP+n+2)$ $PZ_3 = (SP+n+3)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the 32 bits of data whose address is the sum of SP and the 8-bit unsigned constant n .

LD *rr*, (*ps*+*d*)

Opcode	Instruction	Clocks	Operation
—	LD <i>rr</i> ,(<i>ps</i> + <i>d</i>)	11 (2,2,2,1,2,2)	$rr_{low} = (ps+d); rr_{high} = (ps+d+1)$
6D 00 <i>d</i>	LD BC,(PW+ <i>d</i>)	11 (2,2,2,1,2,2)	$C = (PW+d); B = (PW+d+1)$
6D 10 <i>d</i>	LD BC,(PX+ <i>d</i>)		$C = (PX+d); B = (PX+d+1)$
6D 20 <i>d</i>	LD BC,(PY+ <i>d</i>)		$C = (PY+d); B = (PY+d+1)$
6D 30 <i>d</i>	LD BC,(PZ+ <i>d</i>)		$C = (PZ+d); B = (PZ+d+1)$
6D 40 <i>d</i>	LD DE,(PW+ <i>d</i>)	11 (2,2,2,1,2,2)	$E = (PW+d); D = (PW+d+1)$
6D 50 <i>d</i>	LD DE,(PX+ <i>d</i>)		$E = (PX+d); D = (PX+d+1)$
6D 60 <i>d</i>	LD DE,(PY+ <i>d</i>)		$E = (PY+d); D = (PY+d+1)$
6D 70 <i>d</i>	LD DE,(PZ+ <i>d</i>)		$E = (PZ+d); D = (PZ+d+1)$
6D 80 <i>d</i>	LD IX,(PW+ <i>d</i>)	11 (2,2,2,1,2,2)	$IX_{low} = (PW+d); IX_{high} = (PW+d+1)$
6D 90 <i>d</i>	LD IX,(PX+ <i>d</i>)		$IX_{low} = (PX+d); IX_{high} = (PX+d+1)$
6D A0 <i>d</i>	LD IX,(PY+ <i>d</i>)		$IX_{low} = (PY+d); IX_{high} = (PY+d+1)$
6D B0 <i>d</i>	LD IX,(PZ+ <i>d</i>)		$IX_{low} = (PZ+d); IX_{high} = (PZ+d+1)$
6D C0 <i>d</i>	LD IY,(PW+ <i>d</i>)	11 (2,2,2,1,2,2)	$IY_{low} = (PW+d); IY_{high} = (PW+d+1)$
6D D0 <i>d</i>	LD IY,(PX+ <i>d</i>)		$IY_{low} = (PX+d); IY_{high} = (PX+d+1)$
6D E0 <i>d</i>	LD IY,(PY+ <i>d</i>)		$IY_{low} = (PY+d); IY_{high} = (PY+d+1)$
6D F0 <i>d</i>	LD IY,(PZ+ <i>d</i>)		$IY_{low} = (PZ+d); IY_{high} = (PZ+d+1)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
—	—	—	—		•			

Description

Loads *rr* (any of the 16-bit registers BC, DE, IX or IY) with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation. If *ps* is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

The address is computed as the sum of *ps* (one of the 32-bit registers PW, PX, PY or PZ) and the 8-bit signed displacement *d*.

The instructions “LD IX,(*ps*+*d*)” and “LD IY,(*ps*+*d*)” are not affected by ALTD.

LD $rr, (ps+HL)$

Opcode	Instruction	Clocks	Operation
—	LD $rr, (ps+HL)$	10 (2,2,2,2,2)	$rr_{low} = (ps+d)$; $rr_{high} = (ps+d+1)$
6D 02	LD BC,(PW+HL)	10 (2,2,2,2,2)	$C = (PW+HL)$; $B = (PW+HL+1)$
6D 12	LD BC,(PX+HL)		$C = (PX+HL)$; $B = (PX+HL+1)$
6D 22	LD BC,(PY+HL)		$C = (PY+HL)$; $B = (PY+HL+1)$
6D 32	LD BC,(PZ+HL)		$C = (PZ+HL)$; $B = (PZ+HL+1)$
6D 42	LD DE,(PW+HL)	10 (2,2,2,2,2)	$E = (PW+HL)$; $D = (PW+HL+1)$
6D 52	LD DE,(PX+HL)		$E = (PX+HL)$; $D = (PX+HL+1)$
6D 62	LD DE,(PY+HL)		$E = (PY+HL)$; $D = (PY+HL+1)$
6D 72	LD DE,(PZ+HL)		$E = (PZ+HL)$; $D = (PZ+HL+1)$
6D 82	LD IX,(PW+HL)	10 (2,2,2,2,2)	$IX_{low} = (PW+HL)$; $IX_{high} = (PW+HL+1)$
6D 92	LD IX,(PX+HL)		$IX_{low} = (PX+HL)$; $IX_{high} = (PX+HL+1)$
6D A2	LD IX,(PY+HL)		$IX_{low} = (PY+HL)$; $IX_{high} = (PY+HL+1)$
6D B2	LD IX,(PZ+HL)		$IX_{low} = (PZ+HL)$; $IX_{high} = (PZ+HL+1)$
6D C2	LD IY,(PW+HL)	10 (2,2,2,2,2)	$IY_{low} = (PW+HL)$; $IY_{high} = (PW+HL+1)$
6D D2	LD IY,(PX+HL)		$IY_{low} = (PX+HL)$; $IY_{high} = (PX+HL+1)$
6D E2	LD IY,(PY+HL)		$IY_{low} = (PY+HL)$; $IY_{high} = (PY+HL+1)$
6D F2	LD IY,(PZ+HL)		$IY_{low} = (PZ+HL)$; $IY_{high} = (PZ+HL+1)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads rr (one of the 16-bit registers BC, DE, IX or IY) with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If ps is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

The address is computed as the sum of ps (one of the 32-bit registers PW, PX, PY or PZ) and HL.

The instructions “LD IX,(ps+d)” and “LD IY,(ps+d)” are not affected by ALTD.

Load**2000, 3000, 3000A****LD r, g**

Opcode								Instruction	Clocks	Operation
r, g	A	B	C	D	E	H	L	LD r, g	2	$r = g$
A	7F	78	79	7A	7B	7C	7D			
B	47	40	41	42	43	44	45			
C	4F	48	49	4A	4B	4C	4D			
D	57	50	51	52	53	54	55			
E	5F	58	59	5A	5B	5C	5D			
H	67	60	61	62	63	64	65			
L	6F	68	69	6A	6B	6C	6D			

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads r (any of the registers A, B, C, D, E, H, or L) with g (any of the registers A, B, C, D, E, H, or L).

LD r, g

Opcode								Instruction	Clocks	Operation
r, g	A	B	C	D	E	H	L	LD r, g	4(2,2)	$r = g$
A	7F 7F	7F 78	7F 79	7F 7A	7F 7B	7F 7C	7F 7D			
B	7F 47	7F 40	7F 41	7F 42	7F 43	7F 44	7F 45			
C	7F 4F	7F 48	7F 49	7F 4A	7F 4B	7F 4C	7F 4D			
D	7F 57	7F 50	7F 51	7F 52	7F 53	7F 54	7F 55			
E	7F 5F	7F 58	7F 59	7F 5A	5B ^a	7F 5C	7F 5D			
H	7F 67	7F 60	7F 61	7F 62	7F 63	7F 64	7F 65			
L	7F 6F	7F 68	7F 69	7F 6A	7F 6B	7F 6C	7F 6D			

- a. This is actually the IDET instruction, unless preceded by the ALTD prefix, in which case the instruction is “LD E',E”

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads r (any of the registers A, B, C, D, E, H, or L) with g (any of the registers A, B, C, D, E, H, or L).

Load

2000, 3000, 4000

LD r, n

Opcode	Instruction	Clocks	Operation
—	LD r, n	4 (2,2)	$r = n$
3E n	LD A, n	4 (2,2)	$A = n$
06 n	LD B, n	4 (2,2)	$B = n$
0E n	LD C, n	4 (2,2)	$C = n$
16 n	LD D, n	4 (2,2)	$D = n$
1E n	LD E, n	4 (2,2)	$E = n$
26 n	LD H, n	4 (2,2)	$H = n$
2E n	LD L, n	4 (2,2)	$L = n$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads r (any of the registers A, B, C, D, E, H, or L) with the 8-bit constant n .

Load

2000, 3000, 4000

LD r , (HL)

Opcode	Instruction	Clocks	Operation
—	LD r , (HL)	5 (2,1,2)	$r = (HL)$
7E	LD A,(HL)	5 (2,1,2)	A = (HL)
46	LD B,(HL)	5 (2,1,2)	B = (HL)
4E	LD C,(HL)	5 (2,1,2)	C = (HL)
56	LD D,(HL)	5 (2,1,2)	D = (HL)
5E	LD E,(HL)	5 (2,1,2)	E = (HL)
66	LD H,(HL)	5 (2,1,2)	H = (HL)
6E	LD L,(HL)	5 (2,1,2)	L = (HL)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•		•	

Description

Loads r (any of the registers A, B, C, D, E, H, or L) with the data whose address is the data in HL.

Load

2000, 3000, 4000

LD r , (IX+ d)

LD r , (IY+ d)

Opcode	Instruction	Clocks	Operation
—	LD r, (IX+d)	9 (2,2,2,1,2)	$r = (IX + d)$
DD 7E d	LD A,(IX+ d)	9 (2,2,2,1,2)	A = (IX + d)
DD 46 d	LD B,(IX+ d)	9 (2,2,2,1,2)	B = (IX + d)
DD 4E d	LD C,(IX+ d)	9 (2,2,2,1,2)	C = (IX + d)
DD 56 d	LD D,(IX+ d)	9 (2,2,2,1,2)	D = (IX + d)
DD 5E d	LD E,(IX+ d)	9 (2,2,2,1,2)	E = (IX + d)
DD 66 d	LD H,(IX+ d)	9 (2,2,2,1,2)	H = (IX + d)
DD 6E d	LD L,(IX+ d)	9 (2,2,2,1,2)	L = (IX + d)
—	LD r, (IY+d)	9 (2,2,2,1,2)	$r = (IY + d)$
FD 7E d	LD A,(IY+ d)	9 (2,2,2,1,2)	A = (IY + d)
FD 46 d	LD B,(IY+ d)	9 (2,2,2,1,2)	B = (IY + d)
FD 4E d	LD C,(IY+ d)	9 (2,2,2,1,2)	C = (IY + d)
FD 56 d	LD D,(IY+ d)	9 (2,2,2,1,2)	D = (IY + d)
FD 5E d	LD E,(IY+ d)	9 (2,2,2,1,2)	E = (IY + d)
FD 66 d	LD H,(IY+ d)	9 (2,2,2,1,2)	H = (IY + d)
FD 6E d	LD L,(IY+ d)	9 (2,2,2,1,2)	L = (IY + d)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•		•	

Description

Loads r (any of the registers A, B, C, D, E, H, or L) with the data whose address is:

- the sum of IX and a the 8-bit signed displacement d , or
- the sum of IY and d

Load

2000, 3000, 4000

LD SP,HL

LD SP,IX

LD SP,IY

Opcode	Instruction	Clocks	Operation
F9	LD SP,HL	2	SP = HL
DD F9	LD SP,IX	4 (2,2)	SP = IX
FD F9	LD SP,IY	4 (2,2)	SP = IY

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads SP with:

- HL, or
- IX, or
- IY

These are chained-atomic instructions, meaning that an interrupt cannot take place between one of these instructions and the instruction following it.

Load

2000, 3000, 4000

LD XPC, A

Opcode	Instruction	Clocks	Operation
ED 67	LD XPC,A	4 (2,2)	XPC = A

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads XPC with A. This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

4000

LD LXPC, HL

Opcode	Instruction	Clocks	Operation
97	LD LXPC,HL	2	LXPC _{low} = L LXPC _{high} = H

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the 12-bit LXPC with HL. The most significant 4 bits of HL are ignored. This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

Load

2000, 3000, 4000

LD (BC) , A

LD (DE) , A

LD (HL) , *n*

LD (HL) , *r*

Opcode	Instruction	Clocks	Operation
02	LD (BC),A	7 (2,2,3)	(BC) = A
12	LD (DE),A	7 (2,2,3)	(DE) = A
36 <i>n</i>	LD (HL), <i>n</i>	7 (2,2,3)	(HL) = <i>n</i>
—	LD (HL),<i>r</i>	6 (2,1,3)	(HL) = <i>r</i>
77	LD (HL),A	6 (2,1,3)	(HL) = A
70	LD (HL),B	6 (2,1,3)	(HL) = B
71	LD (HL),C	6 (2,1,3)	(HL) = C
72	LD (HL),D	6 (2,1,3)	(HL) = D
73	LD (HL),E	6 (2,1,3)	(HL) = E
74	LD (HL),H	6 (2,1,3)	(HL) = H
75	LD (HL),L	6 (2,1,3)	(HL) = L

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					•

Description

- LD (BC) , A: Loads the memory location whose address is BC with A.
- LD (DE) , A: Loads the memory location whose address is DE with A.
- LD (HL) , *n*: Loads the memory location whose address is in HL with the 8-bit constant *n*.
- LD (HL) , *r*: Loads the memory location whose address is in HL, with *r* (any of the registers A, B, C, D, E, H, or L).

Load

4000

LD (HL) , BCDE

Opcode	Instruction	Clocks	Operation
DD 1B	LD (HL),BCDE	18 (2,2,2,3,3,3,3)	(HL) = E (HL + 1) = D (HL + 2) = C (HL + 3) = B

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is in HL with BCDE.

Load

4000

LD (HL) , JKHL

Opcode	Instruction	Clocks	Operation
FD 1B	LD (HL),JKHL	18 (2,2,2,3,3,3,3)	(HL) = L (HL + 1) = H (HL + 2) = JK _{low} (HL + 3) = JK _{high}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is in HL with JKHL.

Load

2000, 3000, 4000

LD (HL+d), HL

Opcode	Instruction	Clocks	Operation
DD F4 <i>d</i>	LD (HL+d),HL	13 (2,2,2,1,3,3)	(HL + <i>d</i>) = L (HL + <i>d</i> + 1) = H

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					•

Description

Loads the memory location whose address is the sum of HL and the 8-bit signed displacement *d* with HL.

Load

2000, 3000, 4000

LD (IX+*d*) , HL

LD (IX+*d*) , *n*

LD (IX+*d*) , *r*

Opcode	Instruction	Clocks	Operation
F4 <i>d</i>	LD (IX+ <i>d</i>),HL	11 (2,2,1,3,3)	(IX + <i>d</i>) = L (IX + <i>d</i> + 1) = H
DD 36 <i>d n</i>	LD (IX+ <i>d</i>), <i>n</i>	11 (2,2,2,2,3)	(IX + <i>d</i>) = <i>n</i>
—	LD (IX+<i>d</i>),<i>r</i>	10 (2,2,2,1,3)	(IX + <i>d</i>) = <i>r</i>
DD 77 <i>d</i>	LD (IX+ <i>d</i>),A	10 (2,2,2,1,3)	(IX + <i>d</i>) = A
DD 70 <i>d</i>	LD (IX+ <i>d</i>),B	10 (2,2,2,1,3)	(IX + <i>d</i>) = B
DD 71 <i>d</i>	LD (IX+ <i>d</i>),C	10 (2,2,2,1,3)	(IX + <i>d</i>) = C
DD 72 <i>d</i>	LD (IX+ <i>d</i>),D	10 (2,2,2,1,3)	(IX + <i>d</i>) = D
DD 73 <i>d</i>	LD (IX+ <i>d</i>),E	10 (2,2,2,1,3)	(IX + <i>d</i>) = E
DD 74 <i>d</i>	LD (IX+ <i>d</i>),H	10 (2,2,2,1,3)	(IX + <i>d</i>) = H
DD 75 <i>d</i>	LD (IX+ <i>d</i>),L	10 (2,2,2,1,3)	(IX + <i>d</i>) = L

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					•

Description

Loads the memory location whose address is the sum of IX and the 8-bit signed displacement *d* with

- HL, or
- the 8-bit constant *n*, or
- *r* (any of the registers A, B, C, D, E, H, or L)

Load

4000

LD (IX+d) , BCDE

LD (IX+d) , JKHL

Opcode	Instruction	Clocks	Operation
DD CF <i>d</i>	LD (IX+d),BCDE	19 (2,2,2,1,3,3,3,3)	(IX + <i>d</i>) = E (IX + <i>d</i> + 1) = D (IX + <i>d</i> + 2) = C (IX + <i>d</i> + 3) = B
FD CF <i>d</i>	LD (IX+d),JKHL	19 (2,2,2,1,3,3,3,3)	(IX + <i>d</i>) = L (IX + <i>d</i> + 1) = H (IX + <i>d</i> + 2) = JK _{low} (IX + <i>d</i> + 3) = JK _{high}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is the sum of IX and the 8-bit signed displacement *d* with

- BCDE, or
- JKHL

Load

4000

LD (IY+d) , BCDE

LD (IY+d) , JKHL

Opcode	Instruction	Clocks	Operation
DD DF <i>d</i>	LD (IY+d),BCDE	19 (2,2,2,1,3,3,3,3)	(IY + d) = E (IY + d + 1) = D (IY + d + 2) = C (IY + d + 3) = B
FD DF <i>d</i>	LD (IY+d),JKHL	19 (2,2,2,1,3,3,3,3)	(IY + d) = L (IY + d + 1) = H (IY + d + 2) = JK _{low} (IY + d + 3) = JK _{high}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is the sum of IY and the 8-bit signed displacement *d* with

- BCDE, or
- JKHL

Load

2000, 3000, 4000

LD (IY+d) , HL

LD (IY+d) , n

LD (IY+d) , r

Opcode	Instruction	Clocks	Operation
FD F4 <i>d</i>	LD (IY+d),HL	13 (2,2,2,1,3,3)	(IY + <i>d</i>) = L (IY + <i>d</i> + 1) = H
FD 36 <i>d n</i>	LD (IY+d),n	11 (2,2,2,2,3)	(IY + <i>d</i>) = n
—	LD (IY+d) , r	10 (2,2,2,1,3)	(IY + d) = r
FD 77 <i>d</i>	LD (IY+d),A	10 (2,2,2,1,3)	(IY + <i>d</i>) = A
FD 70 <i>d</i>	LD (IY+d),B	10 (2,2,2,1,3)	(IY + <i>d</i>) = B
FD 71 <i>d</i>	LD (IY+d),C	10 (2,2,2,1,3)	(IY + <i>d</i>) = C
FD 72 <i>d</i>	LD (IY+d),D	10 (2,2,2,1,3)	(IY + <i>d</i>) = D
FD 73 <i>d</i>	LD (IY+d),E	10 (2,2,2,1,3)	(IY + <i>d</i>) = E
FD 74 <i>d</i>	LD (IY+d),H	10 (2,2,2,1,3)	(IY + <i>d</i>) = H
FD 75 <i>d</i>	LD (IY+d),L	10 (2,2,2,1,3)	(IY + <i>d</i>) = L

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					•

Description

Loads the memory location whose address is the sum of IY and the 8-bit signed displacement *d* with

- HL, or
- the 8-bit constant n, or
- *r* (any of the registers A, B, C, D, E, H, or L)

Load

2000, 3000, 4000

LD (*mn*) , A
 LD (*mn*) , HL
 LD (*mn*) , IX
 LD (*mn*) , IY
 LD (*mn*) , *ss*

Opcode	Instruction	Clocks	Operation
32 <i>n m</i>	LD (<i>mn</i>),A	a	(<i>mn</i>) = A
22 <i>n m</i>	LD (<i>mn</i>),HL	b	(<i>mn</i>) = L; (<i>mn</i> + 1) = H
DD 22 <i>n m</i>	LD (<i>mn</i>),IX	c	(<i>mn</i>) = IX _{low} ; (<i>mn</i> + 1) = IX _{high}
FD 22 <i>n m</i>	LD (<i>mn</i>),IY	c	(<i>mn</i>) = IY _{low} ; (<i>mn</i> + 1) = IY _{high}
—	LD (<i>mn</i>) , <i>ss</i>	c	(<i>mn</i>) = <i>ss</i> _{low} ; (<i>mn</i> + 1) = <i>ss</i> _{high}
ED 43 <i>n m</i>	LD (<i>mn</i>),BC	c	(<i>mn</i>) = C; (<i>mn</i> + 1) = B
ED 53 <i>n m</i>	LD (<i>mn</i>),DE	c	(<i>mn</i>) = E; (<i>mn</i> + 1) = D
ED 63 <i>n m</i>	LD (<i>mn</i>),HL	c	(<i>mn</i>) = L; (<i>mn</i> + 1) = H
ED 73 <i>n m</i>	LD (<i>mn</i>),SP	c	(<i>mn</i>) = SP _{low} ; (<i>mn</i> + 1) = SP _{high}
Clocking: (a)10 (2,2,2,1,3) (b)13 (2,2,2,1,3,3) (c)15 (2,2,2,2,1,3,3)			

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					•

Description

Loads the memory location whose address is *mn* with

- A, or
- HL, or
- IX, or
- IY, or
- *ss* (any of the registers BC, DE, HL or SP)

As you can see from the above table, there are two opcodes for “ld (*mn*),HL” instruction. The assembler will generate the shorter opcode (22 *n m*).

Load

4000

LD (*mn*) , BCDE

LD (*mn*) , JKHL

Opcode	Instruction	Clocks	Operation
83 <i>n m</i>	LD (<i>mn</i>),BCDE	19 (2,2,2,1,3,3,3,3)	(<i>mn</i>) = E (<i>mn</i> + 1) = D (<i>mn</i> + 2) = C (<i>mn</i> + 3) = B
84 <i>n m</i>	LD (<i>mn</i>),JKHL	19 (2,2,2,1,3,3,3,3)	(<i>mn</i>) = L (<i>mn</i> + 1) = H (<i>mn</i> + 2) = JK _{low} (<i>mn</i> + 3) = JK _{high}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is *mn* with BCDE or JKHL.

Load

4000

LD (*mn*) , JK

Opcode	Instruction	Clocks	Operation
89 <i>n m</i>	LD (<i>mn</i>),JK	13 (2,2,2,1,3,3)	(<i>mn</i>) = JK

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					•

Description

Loads the memory location whose address is *mn* with JK.

LD (*pd*+BC) , HL

Opcode	Instruction	Clocks	Operation
—	LD (<i>pd</i>+BC),HL	12 (2,2,2,3,3)	(<i>pd</i> + BC) = L (<i>pd</i> + BC + 1) = H
ED 07	LD (PW+BC),HL	12 (2,2,2,3,3)	(PW + BC) = L (PW + BC + 1) = H
ED 17	LD (PX+BC),HL	12 (2,2,2,3,3)	(PX + BC) = L (PX + BC + 1) = H
ED 27	LD (PY+BC),HL	12 (2,2,2,3,3)	(PY + BC) = L (PY + BC + 1) = H
ED 37	LD (PZ+BC),HL	12 (2,2,2,3,3)	(PZ + BC) = L (PZ + BC + 1) = H

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is computed as the sum of *pd* and BC with HL.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If *pd* is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD ($pd+d$), A

Opcode	Instruction	Clocks	Operation
—	LD ($pd+d$),A	8(2,2,1,3)	($pd + d$) = A
8E d	LD (PW+ d),A	8(2,2,1,3)	(PW + d) = A
9E d	LD (PX+ d),A	8(2,2,1,3)	(PX + d) = A
AE d	LD (PY+ d),A	8(2,2,1,3)	(PY + d) = A
BE d	LD (PZ+ d),A	8(2,2,1,3)	(PZ + d) = A

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is computed as the sum of pd and the 8-bit signed displacement d with A.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD ($pd+d$), BCDE

Opcode	Instruction	Clocks	Operation
—	LD ($pd+d$),BCDE	19 (2,2,2,1,3,3,3,3)	($pd+d$) = E; ($pd+d+1$) = D ($pd+d+2$) = C; ($pd+d+3$) = B
DD 0F d	LD (PW+ d),BCDE	19 (2,2,2,1,3,3,3,3)	((PW+ d) = E; (PW+ $d+1$) = D (PW+ $d+2$) = C; (PW+ $d+3$) = B
DD 1F d	LD (PX+ d),BCDE	19 (2,2,2,1,3,3,3,3)	((PX+ d) = E; (PX+ $d+1$) = D (PX+ $d+2$) = C; (PX+ $d+3$) = B
DD 2F d	LD (PY+ d),BCDE	19 (2,2,2,1,3,3,3,3)	((PY+ d) = E; (PY+ $d+1$) = D (PY+ $d+2$) = C; (PY+ $d+3$) = B
DD 3F d	LD (PZ+ d),BCDE	19 (2,2,2,1,3,3,3,3)	((PZ+ d) = E; (PZ+ $d+1$) = D (PZ+ $d+2$) = C; (PZ+ $d+3$) = B

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is computed as the sum of pd and the 8-bit signed displacement d with BCDE.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD ($pd+d$), HL

Opcode	Instruction	Clocks	Operation
—	LD ($pd+d$),HL	11 (2,2,1,3,3)	($pd+d$) = L ($pd+d+1$) = H
86 d	LD (PW+ d),HL	11 (2,2,1,3,3)	(PW + d) = L (PW + $d+1$) = H
96 d	LD (PX+ d),HL	11 (2,2,1,3,3)	(PX + d) = L (PX + $d+1$) = H
A6 d	LD (PY+ d),HL	11 (2,2,1,3,3)	(PY + d) = L (PY + $d+1$) = H
B6 d	LD (PZ+ d),HL	11 (2,2,1,3,3)	(PZ + d) = L (PZ + $d+1$) = H

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is computed as the sum of pd and the 8-bit signed displacement d with HL.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD ($pd+d$), JKHL

Opcode	Instruction	Clocks	Operation
—	LD ($pd+d$),JKHL	19 (2,2,2,1,3,3,3,3)	$(pd + d) = L$ $(pd + d + 1) = H$ $(pd + d + 2) = JK_{low}$ $(pd + d + 3) = JK_{high}$
FD 0F d	LD (PW+ d),JKHL	19 (2,2,2,1,3,3,3,3)	(PW+ d) = L; (PW+ d +1) = H (PW+ d +2) = JK _{low} (PW+ d +3) = JK _{high}
FD 1F d	LD (PX+ d),JKHL	19 (2,2,2,1,3,3,3,3)	(PX+ d) = L; (PX+ d +1) = H (PX+ d +2) = JK _{low} (PX+ d +3) = JK _{high}
FD 2F d	LD (PY+ d),JKHL	19 (2,2,2,1,3,3,3,3)	(PY+ d) = L; (PY+ d +1) = H (PY+ d +2) = JK _{low} (PY+ d +3) = JK _{high}
FD 3F d	LD (PZ+ d),JKHL	19 (2,2,2,1,3,3,3,3)	(PZ+ d) = L; (PZ+ d +1) = H (PZ+ d +2) = JK _{low} (PZ+ d +3) = JK _{high}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is computed as the sum of pd and the 8-bit signed displacement d with JKHL.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation. If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD ($pd+d$), ps

Opcode	Instruction	Clocks	Operation
—	LD ($pd+d$), ps	19 (2,2,2,1,3,3,3,3)	$(pd+d)=ps_0$; $(pd+d+1)=ps_1$ $(pd+d+2)=ps_2$; $(pd+d+3)=ps_3$
— 6D 09 d 6D 19 d 6D 29 d 6D 39 d	LD ($pd+d$), PW LD ($PW+d$), PW LD ($PX+d$), PW LD ($PY+d$), PW LD ($PZ+d$), PW	19 (2,2,2,1,3,3,3,3)	$(pd+d)=PW_0$; $(pd+d+1)=PW_1$ $(pd+d+2)=PW_2$; $(pd+d+3)=PW_3$
— 6D 49 d 6D 59 d 6D 69 d 6D 79 d	LD ($pd+d$), PX LD ($PW+d$), PX LD ($PX+d$), PX LD ($PY+d$), PX LD ($PZ+d$), PX	19 (2,2,2,1,3,3,3,3)	$(pd+d)=PX_0$; $(pd+d+1)=PX_1$ $(pd+d+2)=PX_2$; $(pd+d+3)=PX_3$
— 6D 89 d 6D 99 d 6D A9 d 6D B9 d	LD ($pd+d$), PY LD ($PW+d$), PY LD ($PX+d$), PY LD ($PY+d$), PY LD ($PZ+d$), PY	19 (2,2,2,1,3,3,3,3)	$(pd+d)=PY_0$; $(pd+d+1)=PY_1$ $(pd+d+2)=PY_2$; $(pd+d+3)=PY_3$
— 6D C9 d 6D D9 d 6D E9 d 6D F9 d	LD ($pd+d$), PZ LD ($PW+d$), PZ LD ($PX+d$), PZ LD ($PY+d$), PZ LD ($PZ+d$), PZ	19 (2,2,2,1,3,3,3,3)	$(pd+d)=PZ_0$; $(pd+d+1)=PZ_1$ $(pd+d+2)=PZ_2$; $(pd+d+3)=PZ_3$

Flags				ALTD			IOI/OE	
S	Z	L/V	C	F	R	SP	S	D
—	—	—	—					

Description

Loads the memory location whose address is computed as the sum of pd and the 8-bit signed displacement d with ps .

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation. If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD ($pd+d$), rr

Opcode	Instruction	Clocks	Operation
—	LD ($pd+d$),rr	13 (2,2,2,1,3,3)	($pd+d$) = rrl; ($pd+d+1$) = rrh
6D 01 d	LD (PW+ d),BC	13 (2,2,2,1,3,3)	(PW+ d) = C; (PW+ $d+1$) = B
6D 11 d	LD (PX+ d),BC	13 (2,2,2,1,3,3)	(PX+ d) = C; (PX+ $d+1$) = B
6D 21 d	LD (PY+ d),BC	13 (2,2,2,1,3,3)	(PY+ d) = C; (PY+ $d+1$) = B
6D 31 d	LD (PZ+ d),BC	13 (2,2,2,1,3,3)	(PZ+ d) = C; (PZ+ $d+1$) = B
6D 41 d	LD (PW+ d),DE	13 (2,2,2,1,3,3)	(PW+ d) = E; (PW+ $d+1$) = D
6D 51 d	LD (PX+ d),DE	13 (2,2,2,1,3,3)	(PX+ d) = E; (PX+ $d+1$) = D
6D 61 d	LD (PY+ d),DE	13 (2,2,2,1,3,3)	(PY+ d) = E; (PY+ $d+1$) = D
6D 71 d	LD (PZ+ d),DE	13 (2,2,2,1,3,3)	(PZ+ d) = E; (PZ+ $d+1$) = D
6D 81 d	LD (PW+ d),IX	13 (2,2,2,1,3,3)	(PW+ d)=IX _{low} ; (PW+ $d+1$)=IX _{high}
6D 91 d	LD (PX+ d),IX	13 (2,2,2,1,3,3)	(PX+ d)=IX _{low} ; (PX+ $d+1$)=IX _{high}
6D A1 d	LD (PY+ d),IX	13 (2,2,2,1,3,3)	(PY+ d)=IX _{low} ; (PY+ $d+1$)=IX _{high}
6D B1 d	LD (PZ+ d),IX	13 (2,2,2,1,3,3)	(PZ+ d)=IX _{low} ; (PZ+ $d+1$)=IX _{high}
6D C1 d	LD (PW+ d),IY	13 (2,2,2,1,3,3)	(PW+ d)=IY _{low} ; (PW+ $d+1$)=IY _{high}
6D D1 d	LD (PX+ d),IY	13 (2,2,2,1,3,3)	(PX+ d)=IY _{low} ; (PX+ $d+1$)=IY _{high}
6D E1 d	LD (PY+ d),IY	13 (2,2,2,1,3,3)	(PY+ d)=IY _{low} ; (PY+ $d+1$)=IY _{high}
6D F1 d	LD (PZ+ d),IY	13 (2,2,2,1,3,3)	(PZ+ d)=IY _{low} ; (PZ+ $d+1$)=IY _{high}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is computed as the sum of pd and the 8-bit signed displacement d with rr (any of the 16-bit registers BC, DE, IX or IY).

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD (*pd*+HL), A

Opcode	Instruction	Clocks	Operation
—	LD (<i>pd</i>+HL),A	7 (2,2,3)	(<i>pd</i> + HL) = A
8C	LD (PW+HL),A	7 (2,2,3)	(PW + HL) = A
9C	LD (PX+HL),A	7 (2,2,3)	(PX + HL) = A
AC	LD (PY+HL),A	7 (2,2,3)	(PY + HL) = A
BC	LD (PZ+HL),A	7 (2,2,3)	(PZ + HL) = A

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is computed as the sum of *pd* and HL with A. HL is considered sign extended to 24 bits.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If *pd* is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD ($pd+HL$), BCDE

Opcode	Instruction	Clocks	Operation
—	LD ($pd+HL$),BCDE	18 (2,2,2,3,3,3,3)	($pd+HL$) = E; ($pd+HL+1$) = D ($pd+HL+2$) = C; ($pd+HL+3$) = B
DD 0D	LD (PW+HL),BCDE	18 (2,2,2,3,3,3,3)	(PW+HL) = E; (PW+HL+1) = D (PW+HL+2) = C; (PW+HL+3) = B
DD 1D	LD (PX+HL),BCDE	18 (2,2,2,3,3,3,3)	(PX+HL) = E; (PX+HL+1) = D (PX+HL+2) = C; (PX+HL+3) = B
DD 2D	LD (PY+HL),BCDE	18 (2,2,2,3,3,3,3)	(PY+HL) = E; (PY+HL+1) = D (PY+HL+2) = C; (PY+HL+3) = B
DD 3D	LD (PZ+HL),BCDE	18 (2,2,2,3,3,3,3)	(PZ+HL) = E; (PZ+HL+1) = D (PZ+HL+2) = C; (PZ+HL+3) = B

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is computed as the sum of pd and HL with BCDE. HL is considered sign extended to 24 bits.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD ($pd+HL$), JKHL

Opcode	Instruction	Clocks	Operation
—	LD ($pd+HL$), JKHL	18 (2,2,2,3,3,3,3)	($pd+HL$) = L; ($pd+HL+1$) = H ($pd+HL+2$) = JK _{low} ($pd+HL+3$) = JK _{high}
FD 0D	LD (PW+HL), JKHL	18 (2,2,2,3,3,3,3)	(PW+HL) = L; (PW+HL+1) = H (PW+HL+2) = JK _{low} (PW+HL+3) = JK _{high}
FD 1D	LD (PX+HL), JKHL	18 (2,2,2,3,3,3,3)	(PX+HL) = L; (PX+HL+1) = H (PX+HL+2) = JK _{low} (PX+HL+3) = JK _{high}
FD 2D	LD (PY+HL), JKHL	18 (2,2,2,3,3,3,3)	(PY+HL) = L; (PY+HL+1) = H (PY+HL+2) = JK _{low} (PY+HL+3) = JK _{high}
FD 3D	LD (PZ+HL), JKHL	18 (2,2,2,3,3,3,3)	(PZ+HL) = L; (PZ+HL+1) = H (PZ+HL+2) = JK _{low} (PZ+HL+3) = JK _{high}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is computed as the sum of pd and HL with JKHL. HL is considered sign extended to 24 bits.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD (*pd*+HL), *ps*

Opcode	Instruction	Clocks	Operation
—	LD (<i>pd</i> +HL), <i>ps</i>	18 (2,2,2,3,3,3,3)	(<i>pd</i> +HL)= <i>ps</i> ₀ ; (<i>pd</i> +HL+1)= <i>ps</i> ₁ (<i>pd</i> +HL+2)= <i>ps</i> ₂ ; (<i>pd</i> +HL+3)= <i>ps</i> ₃
— 6D 0B 6D 1B 6D 2B 6D 3B	LD (<i>pd</i> +HL), PW LD (PW+HL),PW LD (PX+HL),PW LD (PY+HL),PW LD (PZ+HL),PW	18 (2,2,2,3,3,3,3)	(<i>pd</i> +HL)=PW ₀ ; (<i>pd</i> +HL+1)=PW ₁ (<i>pd</i> +HL+2)=PW ₂ ; (<i>pd</i> +HL+3)=PW ₃
— 6D 4B 6D 5B 6D 6B 6D 7B	LD (<i>pd</i> +HL), PX LD (PW+HL),PX LD (PX+HL),PX LD (PY+HL),PX LD (PZ+HL),PX	18 (2,2,2,3,3,3,3)	(<i>pd</i> +HL)=PX ₀ ; (<i>pd</i> +HL+1)=PX ₁ (<i>pd</i> +HL+2)=PX ₂ ; (<i>pd</i> +HL+3)=PX ₃
— 6D 8B 6D 9B 6D AB 6D BB	LD (<i>pd</i> +HL), PY LD (PW+HL),PY LD (PX+HL),PY LD (PY+HL),PY LD (PZ+HL),PY	18 (2,2,2,3,3,3,3)	(<i>pd</i> +HL)=PY ₀ ; (<i>pd</i> +HL+1)=PY ₁ (<i>pd</i> +HL+2)=PY ₂ ; (<i>pd</i> +HL+3)=PY ₃
— 6D CB 6D DB 6D EB 6D FB	LD (<i>pd</i> +HL), PZ LD (PW+HL),PZ LD (PX+HL),PZ LD (PY+HL),PZ LD (PZ+HL),PZ	18 (2,2,2,3,3,3,3)	(<i>pd</i> +HL)=PZ ₀ ; (<i>pd</i> +HL+1)=PZ ₁ (<i>pd</i> +HL+2)=PZ ₂ ; (<i>pd</i> +HL+3)=PZ ₃

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
—	—	—	—					

Description

Loads the memory location whose address is computed as the sum of *pd* and HL with *ps* (any of the 32-bit registers PW, PX, PY or PZ).

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If *pd* is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD (*pd*+HL), *rr*

Opcode	Instruction	Clocks	Operation
— 6D 03 6D 13 6D 23 6D 33	LD (<i>pd</i>+HL), BC LD (PW+HL), BC LD (PX+HL), BC LD (PY+HL), BC LD (PZ+HL), BC	12 (2, 2, 2, 3, 3)	(<i>pd</i>+HL)=C; (<i>pd</i>+HL)=B (PW+HL)=C; (PW+HL+1)=B (PX+HL)=C; (PX+HL+1)=B (PY+HL)=C; (PY+HL+1)=B (PZ+HL)=C; (PZ+HL+1)=B
— 6D 43 6D 53 6D 63 6D 73	LD (<i>pd</i>+HL), DE LD (PW+HL), DE LD (PX+HL), DE LD (PY+HL), DE LD (PZ+HL), DE	12 (2, 2, 2, 3, 3)	(<i>pd</i>+HL)=E; (<i>pd</i>+HL)=D (PW+HL)=E; (PW+HL+1)=D (PX+HL)=E; (PX+HL+1)=D (PY+HL)=E; (PY+HL+1)=D (PZ+HL)=E; (PZ+HL+1)=D
— 6D 83 6D 93 6D A3 6D B3	LD (<i>pd</i>+HL), IX LD (PW+HL), IX LD (PX+HL), IX LD (PY+HL), IX LD (PZ+HL), IX	12 (2, 2, 2, 3, 3)	(<i>pd</i>+HL)=IX_{low}; (<i>pd</i>+HL)=IX_{high} (PW+HL)=IX _{low} ; (PW+HL+1)=IX _{high} (PX+HL)=IX _{low} ; (PX+HL+1)=IX _{high} (PY+HL)=IX _{low} ; (PY+HL+1)=IX _{high} (PZ+HL)=IX _{low} ; (PZ+HL+1)=IX _{high}
— 6D C3 6D D3 6D E3 6D F3	LD (<i>pd</i>+HL), IY LD (PW+HL), IY LD (PX+HL), IY LD (PY+HL), IY LD (PZ+HL), IY	12 (2, 2, 2, 3, 3)	(<i>pd</i>+HL)=IY_{low}; (<i>pd</i>+HL)=IY_{high} (PW+HL)=IY _{low} ; (PW+HL+1)=IY _{high} (PX+HL)=IY _{low} ; (PX+HL+1)=IY _{high} (PY+HL)=IY _{low} ; (PY+HL+1)=IY _{high} (PZ+HL)=IY _{low} ; (PZ+HL+1)=IY _{high}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
—	—	—	—					

Description

Loads the memory location whose address is computed as the sum of *pd* and HL with *rr* (any of the registers BC, DE, IX or IY). HL is considered sign extended to 24 bits.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If *pd* is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a “long logical” address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

Load

4000

LD (SP+HL), BCDE

LD (SP+HL), JKHL

Opcode	Instruction	Clocks	Operation
DD FF	LD (SP+HL),BCDE	18 (2,2,2,3,3,3,3)	(SP+HL) = E; (SP+HL+1) = D (SP+HL+2) = C; (SP+HL+3) = B
FD FF	LD (SP+HL),JKHL	18 (2,2,2,3,3,3,3)	(SP+HL) = L; (SP+HL+1) = H (SP+HL+2) = JK _{low} (SP+HL+3) = JK _{high}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is the sum of SP and HL with BCDE or JKHL.

Load

2000, 3000, 4000

LD (SP+n) , HL

LD (SP+n) , IX

LD (SP+n) , IY

Opcode	Instruction	Clocks	Operation
D4 <i>n</i>	LD (SP+n),HL	11 (2,2,1,3,3)	(SP + <i>n</i>) = L (SP + <i>n</i> + 1) = H
DD D4 <i>n</i>	LD (SP+n),IX	13 (2,2,2,1,3,3)	(SP + <i>n</i>) = IX _{low} (SP + <i>n</i> + 1) = IX _{high}
FD D4 <i>n</i>	LD (SP+n),IY	13 (2,2,2,1,3,3)	(SP + <i>n</i>) = IY _{low} (SP + <i>n</i> + 1) = IY _{high}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is the sum of SP and the 8-bit unsigned constant *n* with HL, IX or IY.

Load

4000

LD (SP+n) , BCDE

LD (SP+n) , JKHL

Opcode	Instruction	Clocks	Operation
DD EF <i>n</i>	LD (SP+n),BCDE	19 (2,2,2,1,3,3,3,3)	(SP + <i>n</i>) = E (SP + <i>n</i> + 1) = D (SP + <i>n</i> + 2) = C (SP + <i>n</i> + 3) = B
FD EF <i>n</i>	LD (SP+n),JKHL	19 (2,2,2,1,3,3,3,3)	(SP + <i>n</i>) = L (SP + <i>n</i> + 1) = H (SP + <i>n</i> + 2) = JK _{low} (SP + <i>n</i> + 3) = JK _{high}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is the sum of SP and the 8-bit unsigned constant *n* with BCDE or JKHL.

LD (SP+n) , ps

Opcode	Instruction	Clocks	Operation
—	LD (SP+n) , ps	19 (2,2,2,1,3,3,3,3)	(SP+n)=ps ₀ ; (SP+n+1)=ps ₁ (SP+n+2)=ps ₂ ; (SP+n+3)=ps ₃
ED 05 n	LD (SP+n),PW	19 (2,2,2,1,3,3,3,3)	(SP+n)=PW ₀ ; (SP+n+1)=PW ₁ (SP+n+2)=PW ₂ ; (SP+n+3)=PW ₃
ED 15 n	LD (SP+n),PX	19 (2,2,2,1,3,3,3,3)	(SP+n)=PX ₀ ; (SP+n+1)=PX ₁ (SP+n+2)=PX ₂ ; (SP+n+3)=PX ₃
ED 25 n	LD (SP+n),PY	19 (2,2,2,1,3,3,3,3)	(SP+n)=PY ₀ ; (SP+n+1)=PY ₁ (SP+n+2)=PY ₂ ; (SP+n+3)=PY ₃
ED 35 n	LD (SP+n),PZ	19 (2,2,2,1,3,3,3,3)	(SP+n)=PZ ₀ ; (SP+n+1)=PZ ₁ (SP+n+2)=PZ ₂ ; (SP+n+3)=PZ ₃

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose address is the sum of SP and the 8-bit unsigned constant *n* with *ps* (any of the 32-bit registers PW, PX, PY or PZ).

Byte Copy

2000, 3000, 4000

LDD

LDI

Opcode	Instruction	Clocks	Operation
ED A8	LDD	10 (2,2,1,2,3)	(DE) = (HL) BC = BC - 1 DE = DE - 1 HL = HL - 1
ED A0	LDI	10 (2,2,1,2,3)	(DE) = (HL) BC = BC - 1 DE = DE + 1 HL = HL + 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	•	-					•

Description

- **LDD**: Loads the memory location whose address is DE with the data at the address in HL. Then it decrements the value in BC, DE, and HL.
- **LDI**: Loads the memory location whose address is DE with the data at the address in HL. Then the value in BC is decremented and the value in DE and HL is incremented.

If either instruction is prefixed by IOI or IOE, the destination will be in the specified I/O space. Add 1 clock for each iteration if the prefix is IOI (internal I/O). If the prefix is IOE, add 2 clocks plus the number of I/O wait states enabled. The V flag is cleared when BC transitions from 1 to 0.

LDDR

LDIR

Opcode	Instruction	Clocks	Operation
ED B8	LDDR	$6 + 7i (2,2,1,(2,3,2)i,1)$	$(DE) = (HL)$ $BC = BC - 1$ $DE = DE - 1$ $HL = HL - 1$ repeat while { $BC \neq 0$ }
ED B0	LDIR	$6 + 7i (2,2,1,(2,3,2)i,1)$	$(DE) = (HL)$ $BC = BC - 1$ $DE = DE + 1$ $HL = HL + 1$ repeat while { $BC \neq 0$ }

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	•	-					•

Description

- **LDDR** : BC holds the count, which is the number of bytes that will be moved from the source address in HL to the destination address in DE. If the count starts at zero, the number of bytes that will be moved is 65536. After each byte is copied, BC, DE and HL are decremented. The instruction repeats until BC reaches zero.
- **LDIR** : BC holds the count, which is the number of bytes that will be moved from the source address in HL to the destination address in DE. If the count starts at zero, the number of bytes that will be moved is 65536. After each byte is copied, BC is decremented and DE and HL are incremented. The instruction repeats until BC reaches zero.

If either of these instructions is prefixed by IOI or IOE, the destination will be in the specified I/O space. If the prefix is IOI, add 1 clock for each iteration. If the prefix is IOE, add 2 clocks plus the number of I/O wait states enabled.

The V flag is cleared when BC transitions from 1 to 0, which ends the block copy.

Interrupts can occur between different repeats (after the registers have been updated), but not within an iteration. Return from the interrupt is to the first byte of the instruction, which is the I/O prefix byte if there is one.

LDDSR

LDISR

Opcode	Instruction	Clocks	Operation
ED 98	LDDSR	$6+7i$ (2,2,1, (2,3,2)i,1)	(DE) = (HL) BC = BC - 1 HL = HL - 1 repeat while BC != 0
ED 90	LDISR	$6+7i$ (2,2,1, (2,3,2)i,1)	(DE) = (HL) BC = BC - 1 HL = HL + 1 repeat while BC != 0

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	•	-					•

Description

- LDDSR: BC holds the count, which is the number of bytes that will be moved from the source address in HL to the destination address in DE. If the count starts at zero, the number of bytes that will be moved is 65536. After each byte is copied, BC and HL are decremented. The instruction repeats until BC reaches zero.
- LDISR: BC holds the count, which is the number of bytes that will be moved from the source address in HL to the destination address in DE. If the count starts at zero, the number of bytes that will be moved is 65536. After each byte is copied, BC is decremented and HL is incremented. The instruction repeats until BC reaches zero.

These instructions are only useful when prefixed by IOI or IOE. If the prefix is IOI (internal I/O), add 1 clock for each iteration. If the prefix is IOE, add 2 clocks plus the number of I/O wait states enabled.

The V flag is cleared when BC transitions from 1 to 0, which ends the block copy.

Interrupts can occur between different repeats (after the registers have been updated), but not within an iteration. Return from the interrupt is to the first byte of the instruction, which is the I/O prefix byte if there is one.

Load Far

4000

LDF A, (lmn)

LDF HL, (lmn)

Opcode	Instruction	Clocks	Operation
9A n m l	LDF A,(lmn)	11 (2,2,2,2,1,2)	A = (lmn)
92 n m l	LDF HL,(lmn)	13 (2,2,2,2,1,2,2)	L = (lmn) H = (lmn + 1)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads A or HL with the data whose physical address is the 24-bit constant *lmn*.

Load Far

4000

LDF BCDE, (*lmn*)

LDF JKHL, (*lmn*)

Opcode	Instruction	Clocks	Operation
DD 0A <i>n m l</i>	LDF BCDE, (<i>lmn</i>)	19 (2,2,2,2,2,1,2,2,2,2)	$E = (lmn)$ $D = (lmn + 1)$ $C = (lmn + 2)$ $B = (lmn + 3)$
FD 0A <i>n m l</i>	LDF JKHL, (<i>lmn</i>)	19 (2,2,2,2,2,1,2,2,2,2)	$L = (lmn)$ $H = (lmn + 1)$ $K = (lmn + 2)$ $J = (lmn + 3)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads BCDE or JKHL with the data whose physical address is the 24-bit constant *lmn*.

LDF $pd, (lmn)$

Opcode	Instruction	Clocks	Operation
—	LDF $pd, (lmn)$	19 (2,2,2,2,2,1,2,2,2,2)	$ps_0 = (lmn)$ $ps_1 = (lmn + 1)$ $ps_2 = (lmn + 2)$ $ps_3 = (lmn + 3)$
ED 08 $n \ m \ l$	LDF PW, (lmn)	19 (2,2,2,2,2,1,2,2,2,2)	$PW_0 = (lmn)$ $PW_1 = (lmn + 1)$ $PW_2 = (lmn + 2)$ $PW_3 = (lmn + 3)$
ED 18 $n \ m \ l$	LDF PX, (lmn)	19 (2,2,2,2,2,1,2,2,2,2)	$PX_0 = (lmn)$ $PX_1 = (lmn + 1)$ $PX_2 = (lmn + 2)$ $PX_3 = (lmn + 3)$
ED 28 $n \ m \ l$	LDF PY, (lmn)	19 (2,2,2,2,2,1,2,2,2,2)	$PY_0 = (lmn)$ $PY_1 = (lmn + 1)$ $PY_2 = (lmn + 2)$ $PY_3 = (lmn + 3)$
ED 38 $n \ m \ l$	LDF PZ, (lmn)	19 (2,2,2,2,2,1,2,2,2,2)	$PZ_0 = (lmn)$ $PZ_1 = (lmn + 1)$ $PZ_2 = (lmn + 2)$ $PZ_3 = (lmn + 3)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the data whose physical address is the 24-bit constant lmn .

Load Far

4000

LDF $rr, (lmn)$

Opcode	Instruction	Clocks	Operation
—	LDF $rr, (lmn)$	15 (2,2,2,2,2,1,2,2)	$rr_{low} = (lmn)$ $rr_{high} = (lmn + 1)$
ED 0A $n\ m\ l$	LDF BC, (lmn)	15 (2,2,2,2,2,1,2,2)	$C = (lmn)$ $B = (lmn + 1)$
ED 1A $n\ m\ l$	LDF DE, (lmn)	15 (2,2,2,2,2,1,2,2)	$E = (lmn)$ $D = (lmn + 1)$
ED 2A $n\ m\ l$	LDF IX, (lmn)	15 (2,2,2,2,2,1,2,2)	$IX_{low} = (lmn)$ $IX_{high} = (lmn + 1)$
ED 3A $n\ m\ l$	LDF IY, (lmn)	15 (2,2,2,2,2,1,2,2)	$IY_{low} = (lmn)$ $IY_{high} = (lmn + 1)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads

- BC, or
- DE, or
- IX, or
- IY

with the data whose physical address is the 24-bit constant lmn .

The ALTD prefix does not apply to the “LDF IX, (lmn) ” or “LDF IY, (lmn) ” instructions.

Load Far

4000

LDF (*lmn*) , A

LDF (*lmn*) , HL

Opcode	Instruction	Clocks	Operation
8A <i>n m l</i>	LDF (<i>lmn</i>),A	12 (2,2,2,2,1,3)	(<i>lmn</i>) = A
82 <i>n m l</i>	LDF (<i>lmn</i>),HL	15 (2,2,2,2,1,3,3)	(<i>lmn</i>) = L (<i>lmn</i> + 1) = H

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose physical address is the 24-bit constant *lmn* with:

- A, or
- HL

Load Far

4000

LDF (*lmn*) , BCDE

LDF (*lmn*) , JKHL

Opcode	Instruction	Clocks	Operation
DD 0B <i>n m l</i>	LDF (<i>lmn</i>),BCDE	23 (2,2,2,2,2,1,3,3,3,3)	(<i>lmn</i>) = E (<i>lmn</i> + 1) = D (<i>lmn</i> + 2) = C (<i>lmn</i> + 3) = B
FD 0B <i>n m l</i>	LDF (<i>lmn</i>),JKHL	23 (2,2,2,2,2,1,3,3,3,3)	(<i>lmn</i>) = L (<i>lmn</i> + 1) = H (<i>lmn</i> + 2) = JK _{low} (<i>lmn</i> + 3) = JK _{high}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose physical address is the 24-bit constant *lmn* with:

- BCDE, or
- JKHL

LDF (*lmn*) , *ps*

Opcode	Instruction	Clocks	Operation
—	LDF (<i>lmn</i>),<i>ps</i>	23 (2,2,2,2,2,1,3,3,3,3)	(<i>lmn</i>) = <i>ps</i>₀ (<i>lmn</i> + 1) = <i>ps</i>₁ (<i>lmn</i> + 2) = <i>ps</i>₂ (<i>lmn</i> + 3) = <i>ps</i>₃
ED 09 <i>n m l</i>	LDF (<i>lmn</i>),PW	23 (2,2,2,2,2,1,3,3,3,3)	(<i>lmn</i>) = PW ₀ (<i>lmn</i> + 1) = PW ₁ (<i>lmn</i> + 2) = PW ₂ (<i>lmn</i> + 3) = PW ₃
ED 19 <i>n m l</i>	LDF (<i>lmn</i>),PX	23 (2,2,2,2,2,1,3,3,3,3)	(<i>lmn</i>) = PX ₀ (<i>lmn</i> + 1) = PX ₁ (<i>lmn</i> + 2) = PX ₂ (<i>lmn</i> + 3) = PX ₃
ED 29 <i>n m l</i>	LDF (<i>lmn</i>),PY	23 (2,2,2,2,2,1,3,3,3,3)	(<i>lmn</i>) = PY ₀ (<i>lmn</i> + 1) = PY ₁ (<i>lmn</i> + 2) = PY ₂ (<i>lmn</i> + 3) = PY ₃
ED 39 <i>n m l</i>	LDF (<i>lmn</i>),PZ	23 (2,2,2,2,2,1,3,3,3,3)	(<i>lmn</i>) = PZ ₀ (<i>lmn</i> + 1) = PZ ₁ (<i>lmn</i> + 2) = PZ ₂ (<i>lmn</i> + 3) = PZ ₃

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose physical address is the 24-bit constant *lmn* with *ps* (any of the 32-bit registers PW, PX, PY or PZ).

Load Far

4000

LDF (*lmn*) , *rr*

Opcode	Instruction	Clocks	Operation
—	LDF (<i>lmn</i>), <i>rr</i>	17 (2,2,2,2,2,1,3,3)	$(lmn) = rr_{low}$ $(lmn + 1) = rr_{high}$
ED 0B <i>n m l</i>	LDF (<i>lmn</i>),BC	17 (2,2,2,2,2,1,3,3)	$(lmn) = C$ $(lmn + 1) = B$
ED 1B <i>n m l</i>	LDF (<i>lmn</i>),DE	17 (2,2,2,2,2,1,3,3)	$(lmn) = E$ $(lmn + 1) = D$
ED 2B <i>n m l</i>	LDF (<i>lmn</i>),IX	17 (2,2,2,2,2,1,3,3)	$(lmn) = IX_{low}$ $(lmn + 1) = IX_{high}$
ED 3B <i>n m l</i>	LDF (<i>lmn</i>),IY	17 (2,2,2,2,2,1,3,3)	$(lmn) = IY_{low}$ $(lmn + 1) = IY_{high}$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the memory location whose physical address is the 24-bit constant *lmn* with:

- BC, or
- DE, or
- IX, or
- IY

LDL pd, DE

Opcode	Instruction	Clocks	Operation
—	LDL pd, DE	4 (2,2)	$pd = \{FFFF, DE\}$
DD 8F	LDL PW,DE	4 (2,2)	$PW_0 = E$ $PW_1 = D$ $PW_2 = FF; PW_3 = FF$
DD 9F	LDL PX,DE	4 (2,2)	$PX_0 = E$ $PX_1 = D$ $PX_2 = FF; PX_3 = FF$
DD AF	LDL PY,DE	4 (2,2)	$PY_0 = E$ $PY_1 = D$ $PY_2 = FF; PY_3 = FF$
DD BF	LDL PZ,DE	4 (2,2)	$PZ_0 = E$ $PZ_1 = D$ $PZ_2 = FF; PZ_3 = FF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads the lower 16 bits of pd (any of the 32-bits registers PW, PX, PY or PZ) with DE. The upper word of pd is loaded with 0xFFFF.

Load Logical

4000

LDL *pd*, HL

Opcode	Instruction	Clocks	Operation
—	LDL <i>pd</i> ,HL	4 (2,2)	<i>pd</i> = {FFFF,HL}
FD 8F	LDL PW,HL	4 (2,2)	PW ₀ = L PW ₁ = H PW ₂ = FF PW ₃ = FF
FD 9F	LDL PX,HL	4 (2,2)	PX ₀ = L PX ₁ = H PX ₂ = FF PX ₃ = FF
FD AF	LDL PY,HL	4 (2,2)	PY ₀ = L PY ₁ = H PY ₂ = FF PY ₃ = FF
FD BF	LDL PZ,HL	4 (2,2)	PZ ₀ = L PZ ₁ = H PZ ₂ = FF PZ ₃ = FF

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads the low word of *pd* (any of the 32-bit registers PW, PX, PY or PZ) with HL. Loads the high word with 0xFFFF.

LDL pd, IX

Opcode	Instruction	Clocks	Operation
—	LDL pd, IX	4 (2,2)	$pd = \{FFFF, IX\}$
DD 8C	LDL PW,IX	4 (2,2)	$PW_0 = IX_{low}$ $PW_1 = IX_{high}$ $PW_2 = FF; PW_3 = FF$
DD 9C	LDL PX,IX	4 (2,2)	$PX_0 = IX_{low}$ $PX_1 = IX_{high}$ $PX_2 = FF; PX_3 = FF$
DD AC	LDL PY,IX	4 (2,2)	$PY_0 = IX_{low}$ $PY_1 = IX_{high}$ $PY_2 = FF; PY_3 = FF$
DD BC	LDL PZ,IX	4 (2,2)	$PZ_0 = IX_{low}$ $PZ_1 = IX_{high}$ $PZ_2 = FF; PZ_3 = FF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads the low-order word of pd (any of the 32-bit registers PW, PX, PY or PZ) with IX. Loads the high-order word with 0xFFFF.

Load Logical

4000

LDL pd, IY

Opcode	Instruction	Clocks	Operation
—	LDL pd, IY	4 (2,2)	$pd = \{FFFF, IY\}$
FD 8C	LDL PW, IY	4 (2,2)	$PW_0 = IY_{low}$ $PW_1 = IY_{high}$ $PW_2 = FF; PW_3 = FF$
FD 9C	LDL PX, IY	4 (2,2)	$PX_0 = IY_{low}$ $PX_1 = IY_{high}$ $PX_2 = FF; PXW_3 = FF$
FD AC	LDL PY, IY	4 (2,2)	$PY_0 = IY_{low}$ $PY_1 = IY_{high}$ $PY_2 = FF; PY_3 = FF$
FD BC	LDL PZ, IY	4 (2,2)	$PZ_0 = IY_{low}$ $PZ_1 = IY_{high}$ $PZ_2 = FF; PZ_3 = FF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads the low-order word of pd (any of the 32-bit registers PW, PX, PY or PZ) with IY. Loads the high-order word with 0xFFFF.

LDL pd, mn

Opcode	Instruction	Clocks	Operation
—	LDL pd, mn	4 (2,2)	$pd = \{FFFF, mn\}$
ED 0D $n m$	LDL PW, mn	4 (2,2)	$PW_0 = n$ $PW_1 = m$ $PW_2 = FF; PW_3 = FF$
ED 1D $n m$	LDL PX, mn	4 (2,2)	$PX_0 = n$ $PX_1 = m$ $PX_2 = FF; PX_3 = FF$
ED 2D $n m$	LDL PY, mn	4 (2,2)	$PY_0 = n$ $PY_1 = m$ $PY_2 = FF; PY_3 = FF$
ED 3D $n m$	LDL PZ, mn	4 (2,2)	$PZ_0 = n$ $PZ_1 = m$ $PZ_2 = FF; PZ_3 = FF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads the low-order word of pd (any of the 32-bit registers PW, PX, PY or PZ) with the 16-bit constant mn . Loads the high-order word with 0xFFFF.

Load Logical

4000

LDL $pd, (SP+n)$

Opcode	Instruction	Clocks	Operation
—	LDL $pd, (SP+n)$	11 (2,2,2,2,2,1)	$pd_0 = (SP + n)$ $pd_1 = (SP + n + 1)$ $pd_2 = FF; pd_3 = FF$
ED 03	LDL PW,(SP+n)	11 (2,2,2,2,2,1)	$PW_0 = (SP + n)$ $PW_1 = (SP + n + 1)$ $PW_2 = FF; PW_3 = FF$
ED 13	LDL PX,(SP+n)	11 (2,2,2,2,2,1)	$PX_0 = (SP + n)$ $PX_1 = (SP + n + 1)$ $PX_2 = FF; PX_3 = FF$
ED 23	LDL PY,(SP+n)	11 (2,2,2,2,2,1)	$PY_0 = (SP + n)$ $PY_1 = (SP + n + 1)$ $PY_2 = FF; PY_3 = FF$
ED 33	LDL PZ,(SP+n)	11 (2,2,2,2,2,1)	$PZ_0 = (SP + n)$ $PZ_1 = (SP + n + 1)$ $PZ_2 = FF; PZ_3 = FF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads the low-order word of pd (any of the 32-bit registers PW, PX, PY or PZ) with the data whose address is the sum of SP and the 8-bit unsigned constant n . Loads the high-order word with 0xFFFF.

Load Physical

2000, 3000, 4000

LDP HL, (HL)

LDP HL, (IX)

LDP HL, (IY)

Opcode	Instruction	Clocks	Operation
ED 6C	LDP HL,(HL)	10 (2,2,2,2,2)	L = (HL) H = (HL + 1) (Addr[19:16] = A[3:0])
DD 6C	LDP HL,(IX)	10 (2,2,2,2,2)	L = (IX) H = (IX + 1) (Addr[19:16] = A[3:0])
FD 6C	LDP HL,(IY)	10 (2,2,2,2,2)	L = (IY) H = (IY + 1) (Addr[19:16] = A[3:0])

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

These instructions are used to access 20-bit addresses. In all cases, the four most significant bits of the 20-bit address (bits 19 through 16) are defined as the four least significant bits of A (bits 3 through 0). The LDP instructions bypass the MMU's address translation unit for direct access to the 20-bit memory address space.

- **LDP HL, (HL)** : Loads L with the data whose 16 least significant bits of its 20-bit address are the data in HL, and then loads H with the data in the following 20-bit address.
- **LDP HL, (IX)** : Loads L with the data whose 16 least significant bits of its 20-bit address are the data in IX, and then loads H with the data in the following 20-bit address.
- **LDP HL, (IY)** : Loads L with the data whose 16 least significant bits of its 20-bit address are the data in IY, and then loads H with the data in the following 20-bit address.

Note that the LDP instructions wrap around on a 64K page boundary. Since the LDP instruction operates on two-byte values, the second byte will wrap around and be written at the start of the page if you try to read or write across a page boundary. Thus, if you fetch or store at address $0xn, 0xFFFF$, you will get the bytes located at $0xn, 0xFFFF$ and $0xn, 0x0000$ instead of $0xn, 0xFFFF$ and $0x(n+1), 0x0000$ as you might expect. Therefore, do not use LDP at any physical address ending in $0xFFFF$.

Load Physical

2000, 3000, 4000

LDP HL, (mn)

LDP IX, (mn)

LDP IY, (mn)

Opcode	Instruction	Clocks	Operation
ED 6D <i>n m</i>	LDP HL,(<i>mn</i>)	13 (2,2,2,2,1,2,2)	L = (<i>mn</i>) H = (<i>mn</i> + 1) (Addr[19:16] = A[3:0])
DD 6D <i>n m</i>	LDP IX,(<i>mn</i>)	13 (2,2,2,2,1,2,2)	IX _{low} = (<i>mn</i>) IX _{high} = (<i>mn</i> + 1) (Addr[19:16] = A[3:0])
FD 6D <i>n m</i>	LDP IY,(<i>mn</i>)	13 (2,2,2,2,1,2,2)	IY _{low} = (<i>mn</i>) IY _{high} = (<i>mn</i> + 1) (Addr[19:16] = A[3:0])

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

These instructions are used to access 20-bit addresses. In all cases, the four most significant bits of the 20-bit address (bits 19 through 16) are defined as the four least significant bits of A (bits 3 through 0). The LDP instructions bypass the MMU's address translation unit for direct access to the 20-bit memory address space.

- **LDP HL, (mn)** : Loads L with the data whose 16 least significant bits of its 20-bit address are the 16-bit constant *mn*, and then loads H with the data in the following 20-bit address.
- **LDP IX, (mn)** : Loads the low-order byte of IX with the data whose 16 least significant bits of its 20-bit address are the 16-bit constant *mn*, and then loads the high-order byte of IX with the data in the following 20-bit address.
- **LDP IY, (mn)** : Loads the low-order byte of IY with the data whose 16 least significant bits of its 20-bit address are the 16-bit constant *mn*, and then loads the high-order byte of IY with the data in the following 20-bit address.

Note that the LDP instructions wrap around on a 64K page boundary. Since the LDP instruction operates on two-byte values, the second byte wraps around and is written at the start of the page if you try to read or write across a page boundary. Thus, if you fetch or store at address 0x*n*,0xFFFF, you will get the bytes located at 0x*n*, 0xFFFF and 0x*n*,0x0000 instead of 0x*n*,0xFFFF and 0x(*n*+1)0x0000 as you might expect. Therefore, do not use LDP at any physical address ending in 0xFFFF.

Load Physical

2000, 3000, 4000

LDP (HL), HL

LDP (IX), HL

LDP (IY), HL

Opcode	Instruction	Clocks	Operation
ED 64	LDP (HL),HL	12 (2,2,2,3,3)	(HL) = L; (HL + 1) = H. (Addr[19:16] = A[3:0])
DD 64	LDP (IX),HL	12 (2,2,2,3,3)	(IX) = L; (IX + 1) = H. (Addr[19:16] = A[3:0])
FD 64	LDP (IY),HL	12 (2,2,2,3,3)	(IY) = L; (IY + 1) = H. (Addr[19:16] = A[3:0])

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

These instructions are used to access 20-bit addresses. In all cases, the four most significant bits of the 20-bit address (bits 19 through 16) are defined as the four least significant bits of A (bits 3 through 0). The LDP instructions bypass the MMU's address translation unit for direct access to the 20-bit memory address space.

- **LDP (HL), HL**: Loads the memory location whose 16 least significant bits of its 20-bit address are the data in HL with the data in L, and then loads the following 20-bit address with the data in H.
- **LDP (IX), HL**: Loads the memory location whose 16 least significant bits of its 20-bit address are the data in IX with the data in L, and then loads the following 20-bit address with the data in H.
- **LDP (IY), HL**: Loads the memory location whose 16 least significant bits of its 20-bit address are the data in IY with the data in L, and then loads the following 20-bit address with the data in H.

Note that the LDP instructions wrap around on a 64K page boundary. Since the LDP instruction operates on two-byte values, the second byte will wrap around and be written at the start of the page if you try to read or write across a page boundary. Thus, if you fetch or store at address $0xn, 0xFFFF$, you will get the bytes located at $0xn, 0xFFFF$ and $0xn, 0x0000$ instead of $0xn, 0xFFFF$ and $0x(n+1), 0x0000$ as you might expect. Therefore, do not use LDP at any physical address ending in $0xFFFF$.

Load Physical

2000, 3000, 4000

LDP (*mn*) , HL

LDP (*mn*) , IX

LDP (*mn*) , IY

Opcode	Instruction	Clocks	Operation
ED 65 <i>n m</i>	LDP (<i>mn</i>),HL	15 (2,2,2,2,1,3,3)	(<i>mn</i>) = L (<i>mn</i> +1) = H (Addr[19:16] = A[3:0])
DD 65 <i>n m</i>	LDP (<i>mn</i>),IX	15 (2,2,2,2,1,3,3)	(<i>mn</i>) = IX _{low} (<i>mn</i> +1) = IX _{high} (Addr[19:16] = A[3:0])
FD 65 <i>n m</i>	LDP (<i>mn</i>),IY	15 (2,2,2,2,1,3,3)	(<i>mn</i>) = IY _{low} (<i>mn</i> +1) = IY _{high} (Addr[19:16] = A[3:0])

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

These instructions are used to access 20-bit addresses. In all cases, the four most significant bits of the 20-bit address (bits 19 through 16) are defined as the four least significant bits of A (bits 3 through 0). The LDP instructions bypass the MMU's address translation unit for direct access to the 20-bit memory address space.

- **LDP** (*mn*) , HL: Loads the memory location whose 16 least significant bits of its 20-bit address are the 16-bit constant *mn* with the data in L, and then loads the following memory location with the data in H.
- **LDP** (*mn*) , IX: Loads the memory location whose 16 least significant bits of its 20-bit address are the 16-bit constant *mn* with the low order byte of IX, and then loads the following memory location with the high order byte of IX.
- **LDP** (*mn*) , IY: Loads the memory location whose 16 least significant bits of its 20-bit address are the 16-bit constant *mn* with the low order byte of IY, and then loads the following memory location with the high order byte of IY.

Note that the LDP instructions wrap around on a 64K page boundary. Since the LDP instruction operates on two-byte values, the second byte will wrap around and be written at the start of the page if you try to read or write across a page boundary. Thus, if you fetch or store at address 0xn,0xFFFF, you will get the bytes located at 0xn, 0xFFFF and 0xn,0x0000 instead of 0xn,0xFFFF and 0x(n+1),0x0000 as you might expect. Therefore, do not use LDP at any physical address ending in 0xFFFF.

Long Jump

2000, 3000, 4000

LJP *x, mn*

Opcode	Instruction	Clocks	Operation
<i>C7 n m x</i>	LJP <i>x, mn</i>	10 (2,2,2,2,2)	XPC = <i>x</i> PC = <i>mn</i>

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

This instruction is similar to the “JP *mn*” instruction in that it transfers program execution to the memory location specified by the 16-bit constant, *mn*. LJP is special in that it allows a jump to be made to a computed address in XMEM. Note that the value of XPC and consequently the address space defined by the XPC is dynamically changed with the LJP instructions.

This instruction recognizes labels when used in the Dynamic C assembler.

See Also: [SJP label](#)

LLCALL *l_{xpc},mn*

Opcode	Instruction	Clocks	Operation
8F <i>n m xpl xph</i>	LLCALL <i>l_{xpc},mn</i>	24 (2,2,2,2,2,1,3,3,3,3,1)	(SP-1) = XPC _{high} (SP-2) = XPC _{low} (SP-3) = PC _{high} (SP-4) = PC _{low} XPC _{low} = <i>xpl</i> XPC _{high} = <i>xph</i> PC = <i>mn</i> SP = SP-4

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

This instruction is similar to the LCALL instruction in that it transfers program execution to the subroutine address specified by the 16-bit operand *mn* and allows calls to be made to a computed address in extended memory. The LLCALL instruction uses the 12-bit XPC of the Rabbit 4000 processor instead of the 8-bit XPC of earlier Rabbit processors. Note that the value of XPC and consequently the address space defined by the XPC is dynamically changed with the LCALL instructions.

In the LLCALL instruction, first XPC is pushed onto the stack, high-order byte first, then the low-order byte. Next, PC is pushed onto the stack, high-order byte first, then the low-order byte. Then XPC is loaded with the 16-bit value *l_{xpc}* (its 4 most significant bits are ignored) and the PC is loaded with the 16-bit value *mn*. SP is then updated.

Alternate Forms

The Dynamic C assembler recognizes several other forms of this instruction.

```

LCALL label
LCALL x, label
LCALL x: label
LCALL x: mn

```

The parameter “label” is user-defined. The colon is equivalent to the comma as a delimiter.

LLCALL (JKHL)

Opcode	Instruction	Clocks	Operation
ED FA	LLCALL (JKHL)	19 (2,2,2,3,3,3,3,1)	(SP-1) = XPC _{high} (SP-2) = XPC _{low} (SP-3) = PC _{high} (SP-4) = PC _{low} PC = HL XPC = JK SP = SP-4

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

This instruction is similar to the LCALL instruction in that it transfers program execution to the subroutine address specified by the 16-bit constant *mn* and allows calls to made to a computed address in extended memory. The LLLCALL instruction uses the 12-bit XPC of the Rabbit 4000 processor instead of the 8-bit XPC of earlier Rabbit processors. Note that the value of XPC and consequently the address space defined by the XPC is dynamically changed with the LCALL instructions.

In the LLLCALL instruction, first XPC is pushed onto the stack, high-order byte first, then the low-order byte. Next, PC is pushed onto the stack, high-order byte first, then the low-order byte. Then PC is loaded with the data in HL and XPC is loaded with the data in JK. SP is then updated.

LLJP *cc, lxp_c, mn*

Opcode	Instruction	Clocks	Operation
—	LLJP <i>cc</i> , <i>lxp_c, mn</i>	14 (2,2,2,2,2,2,2)	if { <i>cc</i> } $XPC_{low} = lxp_{c_{low}}$ $XPC_{high} = lxp_{c_{high}}$ $PC = mn$
ED C2 <i>n m xp_l xp_h</i>	LLJP NZ, <i>lxp_c, mn</i>	14 (2,2,2,2,2,2,2)	if {NZ} $XPC_{low} = lxp_{c_{low}}$ $XPC_{high} = lxp_{c_{high}}$ $PC = mn$
ED CA <i>n m xp_l xp_h</i>	LLJP Z, <i>lxp_c, mn</i>	14 (2,2,2,2,2,2,2)	if {Z} $XPC_{low} = lxp_{c_{low}}$ $XPC_{high} = lxp_{c_{high}}$ $PC = mn$
ED D2 <i>n m xp_l xp_h</i>	LLJP NC, <i>lxp_c, mn</i>	14 (2,2,2,2,2,2,2)	if {NC} $XPC_{low} = xp_{c_{low}}$ $XPC_{high} = xp_{c_{high}}$ $PC = mn$
ED DA <i>n m xp_l xp_h</i>	LLJP C, <i>lxp_c, mn</i>	14 (2,2,2,2,2,2,2)	if {C} $XPC_{low} = lxp_{c_{low}}$ $XPC_{high} = lxp_{c_{high}}$ $PC = mn$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
—	—	—	—					

Description

If condition *cc* is true then program execution is transferred to the memory location specified by the 16-bit constant, *mn*. A jump can be made to a computed address in extended memory by loading the 12-bit XPC with the 16-bit constant *lxc* (the 4 most significant bits of *lxc* are discarded). Note that the value of the 12-bit XPC and consequently the address space defined by it is dynamically changed with this instruction.

This instruction recognizes labels when used in the Dynamic C assembler.

LLJP cx, lxp_c, mn

Opcode	Instruction	Clocks	Operation
—	LLJP cx, lxp_c, mn	14 (2,2,2,2,2,2,2)	if { cx } $XPC_{low} = lxp_{c_{low}}$ $XPC_{high} = lxp_{c_{high}}$ $PC = mn$
ED A2 $n\ m\ xpl$ xph	LLJP GT, lxp_c, mn	14 (2,2,2,2,2,2,2)	if {GT} $XPC_{low} = lxp_{c_{low}}$ $XPC_{high} = lxp_{c_{high}}$ $PC = mn$
ED AA $n\ m\ xpl$ xph	LLJP GTU, lxp_c, mn	14 (2,2,2,2,2,2,2)	if {GTU} $XPC_{low} = lxp_{c_{low}}$ $XPC_{high} = lxp_{c_{high}}$ $PC = mn$
ED B2 $n\ m\ xpl$ xph	LLJP LT, lxp_c, mn	14 (2,2,2,2,2,2,2)	if {LT} $XPC_{low} = lxp_{c_{low}}$ $XPC_{high} = lxp_{c_{high}}$ $PC = mn$
ED BA $n\ m\ xpl$ xph	LLJP V, lxp_c, mn	14 (2,2,2,2,2,2,2)	if {V} $XPC_{low} = lxp_{c_{low}}$ $XPC_{high} = lxp_{c_{high}}$ $PC = mn$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

If condition cx is true then program execution is transferred to the memory location specified by the 16-bit constant, mn . A jump can be made to a computed address in extended memory by loading the 12-bit XPC with the 16-bit constant lxp_c (the 4 most significant bits of lxp_c are discarded). Note that the value of the 12-bit XPC and consequently the address space defined by it is dynamically changed with this instruction.

This instruction recognizes labels when used in the Dynamic C assembler.

LLJP *l_{xpc}, mn*

Opcode	Instruction	Clocks	Operation
87 <i>n m xpl xph</i>	LLJP <i>l_{xpc}, mn</i>	12 (2,2,2,2,2,2)	$XPC_{low} = l_{xpc}_{low}$ $XPC_{high} = l_{xpc}_{high}$ $PC = mn$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Program execution is transferred to the memory location specified by the 16-bit constant, *mn*. A jump can be made to a computed address in extended memory by loading the 12-bit XPC with the 16-bit constant *l_{xpc}* (the 4 most significant bits of *l_{xpc}* are discarded). Note that the value of the 12-bit XPC and consequently the address space defined by it is dynamically changed with this instruction.

This instruction recognizes labels when used in the Dynamic C assembler.

LLRET

Opcode	Instruction	Clocks	Operation
ED 8B	LLRET	14 (2,2,2,2,2,2,2,2)	$PC_{low} = (SP)$ $PC_{high} = (SP + 1)$ $XPC_{low} = (SP + 2)$ $XPC_{high} = (SP + 3)$ $SP = SP + 4$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

The LLRET instruction is used to return from an LLCALL operation. It transfers execution from a subroutine to the calling program by popping PC and the XPC from the stack.

The low-order byte of PC is loaded with the data whose address is SP and the high-order byte of PC is loaded with the data whose address is SP+1. Then, the low-order byte of XPC is loaded with the data whose address is SP+2 and the high-order byte of XPC is loaded with the data whose address is SP+3. Finally, the value in SP is incremented by 4.

Long Return

2000, 3000, 4000

LRET

Opcode	Instruction	Clocks	Operation
ED 45	LRET	13 (2,2,1,2,2,2,2)	$PC_{low} = (SP)$ $PC_{high} = (SP + 1)$ $XPC = (SP + 2)$ $SP = SP + 3$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

The LRET instruction is used to return from an LCALL operation. It transfers execution from a subroutine to the calling program by popping PC and the XPC from the stack.

First, the low-order byte of PC is loaded with the data whose address is SP. Next, the high-order byte of PC is loaded with the data whose address is SP+1. Then, XPC is loaded with the data whose address is SP+2. Finally the value in SP is incremented by 3.

LSDDR

LSIDR

Opcode	Instruction	Clocks	Operation
ED D8	LSDDR	$6+7i(2,2,1,(2,3,2)i,1)$	(DE) = (HL) BC = BC - 1 DE = DE - 1 repeat while BC != 0
ED D0	LSIDR	$6+7i(2,2,1,(2,3,2)i,1)$	(DE) = (HL) BC = BC - 1 DE = DE + 1 repeat while BC != 0

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-				•	

Description

- **LSDDR:** BC holds the count, which is the number of bytes that will be copied from the source address in HL to the destination address in DE. If the count starts at zero, the number of bytes that will be moved is 65536. After each byte is copied, BC and DE are decremented and HL remains unchanged. The instruction repeats until BC reaches zero.
- **LSIDR:** BC holds the count, which is the number of bytes that will be copied from the source address in HL to the destination address in DE. If the count starts at zero, the number of bytes that will be moved is 65536. After each byte is copied, BC is decremented and DE is incremented. HL remains unchanged. The instruction repeats until BC reaches zero.

If either of these instructions is prefixed by IOI or IOE, the source will be in the specified I/O space. If the prefix is IOI (internal I/O), add 1 clock for each iteration. If the prefix is IOE, add 2 clocks plus the number of I/O wait states enabled.

The V flag is cleared when BC transitions from 1 to 0, which ends the block copy.

Interrupts can occur between different repeats (after the registers have been updated), but not within an iteration. Return from the interrupt is to the first byte of the instruction, which is the I/O prefix byte if there is one.

LSDR

LSIR

Opcode	Instruction	Clocks	Operation
ED F8	LSDR	6+7i (2,2,1,(2,3,2)i,1)	(DE)=(HL) BC = BC - 1 DE = DE - 1 HL = HL - 1 repeat while BC != 0
ED F0	LSIR	6+7i (2,2,1,(2,3,2)i,1)	(DE)=(HL) BC = BC - 1 DE = DE + 1 HL = HL + 1 repeat while BC != 0

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-				•	

Description

- **LSDR:** BC holds the count, which is the number of bytes that will be moved from the source address in HL to the destination address in DE. If the count starts at zero, the number of bytes that will be moved is 65536. After each byte is copied, BC, DE and HL are decremented. The instruction repeats until BC reaches zero.
- **LSIR:** BC holds the count, which is the number of bytes that will be moved from the source address in HL to the destination address in DE. If the count starts at zero, the number of bytes that will be moved is 65536. After each byte is copied, BC is decremented and DE and HL are incremented. The instruction repeats until BC reaches zero.

If either of these instructions is prefixed by IOI or IOE, the source will be in the specified I/O space. If the prefix is IOI, add 1 clock for each iteration. If the prefix is IOE, add 2 clocks plus the number of I/O wait states enabled.

The V flag is cleared when BC transitions from 1 to 0, which ends the block copy.

Interrupts can occur between different repeats (after the registers have been updated), but not within an iteration. Return from the interrupt is to the first byte of the instruction, which is the I/O prefix byte if there is one.

Multiply

2000, 3000, 4000

MUL

Opcode	Instruction	Clocks	Operation
F7	MUL	12 (2,10)	HL:BC = BC • DE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

A signed multiplication operation is performed on the 16-bit binary integers in the BC and DE registers. The signed 32-bit result is loaded in HL (bits 31 through 16) and BC (bits 15 through 0) registers.

Examples:

```
LD BC, 0FFFFh    ;BC gets -1
LD DE, 0FFFFh    ;DE gets -1
MUL               ;HL|BC = 1, HL gets 0000h, BC gets 0001h
```

In the above example, the 2's complement of FFFFh is 0001h.

```
LD BC, 0FFFFh    ;BC gets -1
LD DE, 00001h    ;DE gets 1
MUL               ;HL|BC = -1, HL gets FFFFh, BC gets FFFFh
```

Multiply Unsigned

4000

MULU

Opcode	Instruction	Clocks	Operation
A7	MULU	12 (2,10)	HL:BC = BC • DE (unsigned)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

An unsigned multiplication operation is performed on the 16-bit binary integers in the BC and DE registers. The unsigned 32-bit result is loaded in HL (bits 31 through 16) and BC (bits 15 through 0).

Examples:

```
LD BC, 0FFFFh      ; BC gets 65,535
LD DE, 0FFFFh      ; DE gets 65,535
MULU                ; HL|BC = 4,294,836,225 HL gets 0xFFFE, BC gets 0x0001
```

```
LD BC, 0FFFFh      ; BC gets 65,535
LD DE, 00001h      ; DE gets 1
MULU                ; HL|BC = 65,535, HL gets 0x0000, BC gets 0xFFFF
```

Negate

2000, 3000, 4000

NEG

Opcode	Instruction	Clocks	Operation
ED 44	NEG	4 (2,2)	$A = 0 - A$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

Subtracts A from zero and stores the result in A.

Negate

4000

NEG BCDE

NEG JKHL

Opcode	Instruction	Clocks	Operation
DD 4D	NEG BCDE	4 (2,2)	BCDE = 0 - BCDE
FD 4D	NEG JKHL	4 (2,2)	JKHL = 0 - JKHL

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

Subtracts BCDE or JKHL from zero and stores the result in BCDE or JKHL.

Negate

4000

NEG HL

Opcode	Instruction	Clocks	Operation
4D	NEG HL	2	$HL = 0 - HL$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

Subtracts HL from zero and stores the result in HL.

No Operation

2000, 3000, 4000

NOP

Opcode	Instruction	Clocks	Operation
00	NOP	2	No operation

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

No operation is performed during this cycle.

Bitwise OR

2000, 3000, 4000

OR A

Opcode	Instruction	Clocks	Operation
B7	OR A	2	$A = A \mid A$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

Performs a bitwise OR operation between A and A. All of the flags are affected and A remains unchanged.

Example

The “OR A” operation results in the following:

If A = 0x7F, S=0; Z=0; L/V=1; C=0.

If A = 0x80, S=1; Z=0; L/V=1; C=0.

If A = 0x00, S=0; Z=1; L/V=0; C=0.

Bitwise OR

2000, 3000, 4000

OR HL, DE

Opcode	Instruction	Clocks	Operation
EC	OR HL,DE	2	HL = HL DE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•		•	

Description

Performs a bitwise OR between the data in HL and the data in DE. The result is stored in HL.

Bitwise OR

2000, 3000, 4000

OR IX,DE

OR IY,DE

Opcode	Instruction	Clocks	Operation
DD EC	OR IX,DE	4 (2,2)	IX = IX DE
FD EC	OR IY,DE	4 (2,2)	IY = IY DE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•				

Description

Performs a bitwise OR operation between DE and

- IX, or
- IY

The result is stored in IX or IY.

Bitwise OR

4000

OR JKHL, BCDE

Opcode	Instruction	Clocks	Operation
ED F6	OR JKHL,BCDE	4(2,2)	JKHL = JKHL BCDE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

Performs a bitwise OR operation between JKHL and BCDE and stores the result in JKHL.

Bitwise OR

2000, 3000, 4000

OR *n*

Opcode	Instruction	Clocks	Operation
F6 <i>n</i>	OR <i>n</i>	4 (2,2)	$A = A \mid n$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

Performs a bitwise OR operation between A and the 8-bit constant *n*. The result is stored in A.

The Rabbit 4000 assembler views “OR A,*n*” and “OR *n*” as equivalent instructions.

OR r

Opcode	Instruction	Clocks	Operation
—	OR r	2	$A = A \mid r$
B0	OR B	2	$A = A \mid B$
B1	OR C	2	$A = A \mid C$
B2	OR D	2	$A = A \mid D$
B3	OR E	2	$A = A \mid E$
B4	OR H	2	$A = A \mid H$
B5	OR L	2	$A = A \mid L$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

Performs a bitwise OR operation between A and r (any of the 8-bit registers B, C, D, E, H, or L). The result is stored in A.

The opcodes for these instructions are different than the same instructions in the Rabbit 4000.

OR r

Opcode	Instruction	Clocks	Operation
—	OR r	4 (2,2)	$A = A \mid r$
7F B0	OR B	4 (2,2)	$A = A \mid B$
7F B1	OR C	4 (2,2)	$A = A \mid C$
7F B2	OR D	4 (2,2)	$A = A \mid D$
7F B3	OR E	4 (2,2)	$A = A \mid E$
7F B4	OR H	4 (2,2)	$A = A \mid H$
7F B5	OR L	4 (2,2)	$A = A \mid L$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

Performs a bitwise OR operation between A and r (any of 8-bit registers B, C, D, E, H, L) and stores the result in A.

The Rabbit 4000 assembler views “OR A, r ” and “OR r ” as equivalent instructions.

The opcodes for these instructions are different than the same instructions in the Rabbit 2000, 3000 and 3000A.

Example

If the value in A is 0100 1100 and the value in B is 0101 0001, the operation:

OR A, B

would result in A containing 0101 1101.

Bitwise OR

2000, 3000, 3000A

OR (HL)

Opcode	Instruction	Clocks	Operation
B6	OR (HL)	5 (2,1,2)	$A = A \mid (HL)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•		•	

Description

Performs a bitwise OR operation between A and the data whose address is in HL. The result is stored in A.

Example

If the byte in A is 0100 1100 and the byte in the memory location pointed to by HL is 1110 0101, the operation:

OR (HL)

would result in A containing 1110 1101.

OR (HL)

Opcode	Instruction	Clocks	Operation
7F B6	OR (HL)	7 (2,2,2,2)	A = A (HL)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•		•	

Description

Performs a bitwise OR operation between A and the data whose address is in HL. The result is stored in A.

The Rabbit 4000 assembler views “OR A,(HL)” and “OR (HL)” as equivalent instructions.

The opcode for these instructions is different than the same instructions in the Rabbit 2000, 3000 and 3000A.

Example

If the byte in A is 0100 1100 and the byte in the memory location pointed to by HL is 1110 0101, the operation:

OR (HL)

would result in A containing 1110 1101.

Bitwise OR

2000, 3000, 4000

OR (IX+d)

OR (IY+d)

Opcode	Instruction	Clocks	Operation
DD B6 d	OR (IX+d)	9 (2,2,2,1,2)	$A = A \mid (IX + d)$
FD B6 d	OR (IY+d)	9 (2,2,2,1,2)	$A = A \mid (IY + d)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•		•	

Description

Performs a bitwise OR between A and the data whose address is

- the sum of the data in IX and the 8-bit signed displacement d , or
- the sum of the data in IY and the 8-bit signed displacement d .

The result is stored in A.

The Rabbit 4000 assembler views “OR A,(IX+d)” and “OR (IX+d)” as equivalent instructions. The same is true for “OR A,(IY+d)” and “OR (IY+d).”

Example

If the byte in A is 0100 1100 and the byte in the memory location pointed to by IX+d is 1110 0101, the operation:

OR (IX+d)

would result in A containing 1110 1101.

Stack Operation

4000

POP BCDE

POP JKHL

Opcode	Instruction	Clocks	Operation
DD F1	POP BCDE	13 (2,2,1,2,2,2,2)	E = (SP) D = (SP + 1) C = (SP + 2) B = (SP + 3) SP = SP + 4
FD F1	POP JKHL	13 (2,2,1,2,2,2,2)	L = (SP) H = (SP + 1) K = (SP + 2) J = (SP + 3) SP = SP + 4

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Pops BCDE or JKHL from the stack.

Stack Operation

2000, 3000, 4000

POP IP

POP IX

POP IY

Opcode	Instruction	Clocks	Operation
ED 7E	POP IP	7 (2,2,1,2)	IP = (SP) SP = SP + 1
DD E1	POP IX	9 (2,2,1,2,2)	IX _{low} = (SP) IX _{high} = (SP + 1) SP = SP + 2
FD E1	POP IY	9 (2,2,1,2,2)	IY _{low} = (SP) IY _{high} = (SP + 1) SP = SP + 2

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Pops IP, IX or IY from the stack.

POP IP is a chained-atomic instruction.

POP pd

Opcode	Instruction	Clocks	Operation
—	POP pd	13 (2,2,1,2,2,2,2)	$pd_0 = (SP)$ $pd_1 = (SP + 1)$ $pd_2 = (SP + 2)$ $pd_3 = (SP + 3)$ $SP = SP + 4$
ED C1	POP PW	13 (2,2,1,2,2,2,2)	$PW_0 = (SP)$ $PW_1 = (SP + 1)$ $PW_2 = (SP + 2)$ $PW_3 = (SP + 3)$ $SP = SP + 4$
ED D1	POP PX	13 (2,2,1,2,2,2,2)	$PX_0 = (SP)$ $PX_1 = (SP + 1)$ $PX_2 = (SP + 2)$ $PX_3 = (SP + 3)$ $SP = SP + 4$
ED E1	POP PY	13 (2,2,1,2,2,2,2)	$PY_0 = (SP)$ $PY_1 = (SP + 1)$ $PY_2 = (SP + 2)$ $PY_3 = (SP + 3)$ $SP = SP + 4$
ED F1	POP PZ	13 (2,2,1,2,2,2,2)	$PZ_0 = (SP)$ $PZ_1 = (SP + 1)$ $PZ_2 = (SP + 2)$ $PZ_3 = (SP + 3)$ $SP = SP + 4$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
—	—	—	—		•			

Description

Pops pd (any of the 32-bit registers PW, PX, PY or PZ) from the stack.

POP SU

Opcode	Instruction	Clocks	Operation
ED 6E	POP SU	9 (2,2,2,3)	SU = (SP) SP = SP + 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads the System/User Mode Register SU with the data at the memory location in SP, then increments the data in SP.

This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

POP *zz*

Opcode	Instruction	Clocks	Operation
—	POP <i>zz</i>	7 (2,1,2,2)	$zz_{low} = (SP)$ $zz_{high} = (SP + 1)$ $SP = SP + 2$
F1	POP AF	7 (2,1,2,2)	F = (SP) A = (SP + 1) SP = SP + 2
C1	POP BC	7 (2,1,2,2)	C = (SP) B = (SP + 1) SP = SP + 2
D1	POP DE	7 (2,1,2,2)	E = (SP) D = (SP + 1) SP = SP + 2
E1	POP HL	7 (2,1,2,2)	L = (SP) H = (SP + 1) SP = SP + 2

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Loads the low-order byte of *zz* (any of AF, BC, DE, or HL) with the data at the memory address in SP then loads the high-order byte of *zz* with the data at the memory address immediately following the one held in SP. SP is then incremented twice.

Stack Operation

2000, 3000, 4000

PUSH IP

PUSH IX

PUSH IY

Opcode	Instruction	Clocks	Operation
ED 76	PUSH IP	9 (2,2,2,3)	(SP - 1) = IP SP = SP - 1
DD E5	PUSH IX	12 (2,2,2,3,3)	(SP - 1) = IX _{high} (SP - 2) = IX _{low} SP = SP - 2
FD E5	PUSH IY	12 (2,2,2,3,3)	(SP - 1) = IY _{high} (SP - 2) = IY _{low} SP = SP - 2

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Pushes IP IX, or IY on the stack.

Stack Operation

4000

PUSH BCDE

PUSH JKHL

Opcode	Instruction	Clocks	Operation
DD F5	PUSH BCDE	18 (2,2,2,3,3,3,3)	(SP - 1) = B (SP - 2) = C (SP - 3) = D (SP - 4) = E SP = SP - 4
FD F5	PUSH JKHL	18 (2,2,2,3,3,3,3)	(SP - 1) = JK _{High} (SP - 2) = JK _{Low} (SP - 3) = H (SP - 4) = L SP = SP - 4

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Pushes BCDE or JKHL on the stack.

PUSH *mn*

Opcode	Instruction	Clocks	Operation
ED A5 <i>n m</i>	PUSH <i>mn</i>	15 (2,2,2,2,1,3,3)	(SP-1) = <i>m</i> (SP-2) = <i>n</i> SP = SP - 2

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Pushes the 16-bit constant *mn* on the stack.

PUSH ps

Opcode	Instruction	Clocks	Operation
—	PUSH ps	18 (2,2,2,3,3,3,3)	$(SP - 1) = ps_3$ $(SP - 2) = ps_2$ $(SP - 3) = ps_1$ $(SP - 4) = ps_0$ $SP = SP - 4$
ED C5	PUSH PW	18 (2,2,2,3,3,3,3)	$(SP - 1) = PW_3; (SP - 2) = PW_2$ $(SP - 3) = PW_1; (SP - 4) = PW_0$ $SP = SP - 4$
ED D5	PUSH PX	18 (2,2,2,3,3,3,3)	$(SP - 1) = PX_3; (SP - 2) = PX_2$ $(SP - 3) = PX_1; (SP - 4) = PX_0$ $SP = SP - 4$
ED E5	PUSH PY	18 (2,2,2,3,3,3,3)	$(SP - 1) = PY_3; (SP - 2) = PY_2$ $(SP - 3) = PY_1; (SP - 4) = PY_0$ $SP = SP - 4$
ED F5	PUSH PZ	18 (2,2,2,3,3,3,3)	$(SP - 1) = PZ_3; (SP - 2) = PZ_2$ $(SP - 3) = PZ_1; (SP - 4) = PZ_0$ $SP = SP - 4$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Pushes ps (any of the 32-bit registers PW, PX, PY or PZ) on the stack.

Stack Operation

3000A, 4000

PUSH SU

Opcode	Instruction	Clocks	Operation
ED 66	PUSH SU	9 (2,2,2,3)	(SP - 1) = SU SP = SP - 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Pushes SU on the stack. This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

Stack Operation

2000, 3000, 4000

PUSH *zz*

Opcode	Instruction	Clocks	Operation
—	PUSH <i>zz</i>	10 (2,2,3,3)	(SP - 1) = <i>zz</i> _{high} (SP - 2) = <i>zz</i> _{low} SP = SP - 2
F5	PUSH AF	10 (2,2,3,3)	(SP - 1) = A (SP - 2) = F SP = SP - 2
C5	PUSH BC	10 (2,2,3,3)	(SP - 1) = B (SP - 2) = C SP = SP - 2
D5	PUSH DE	10 (2,2,3,3)	(SP - 1) = D (SP - 2) = E SP = SP - 2
E5	PUSH HL	10 (2,2,3,3)	(SP - 1) = H (SP - 2) = L SP = SP - 2

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Pushes *zz* (any of the 16-bit registers AF, BC, DE or HL) on the stack.

RDMODE

Opcode	Instruction	Clocks	Operation
ED 7F	RDMODE	4 (2,2)	CF = SU[0]

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•					

Description

Sets the C flag to the value of bit 0 of SU. Bit 0 of SU is the current system/user mode.

Bit Reset

2000, 3000, 4000

RES *b, r*

Opcode								Instruction	Clocks	Operation
<i>b, r</i>	A	B	C	D	E	H	L	RES <i>b, r</i>	4 (2,2)	<i>r</i> = <i>r</i> & ~bit
0	CB 87	CB 80	CB 81	CB 82	CB 83	CB 84	CB 85			
1	CB 8F	CB 88	CB 89	CB 8A	CB 8B	CB 8C	CB 8D			
2	CB 97	CB 90	CB 91	CB 92	CB 93	CB 94	CB 95			
3	CB 9F	CB 98	CB 99	CB 9A	CB 9B	CB 9C	CB 9D			
4	CB A7	CB A0	CB A1	CB A2	CB A3	CB A4	CB A5			
5	CB AF	CB A8	CB A9	CB AA	CB AB	CB AC	CB AD			
6	CB B7	CB B0	CB B1	CB B2	CB B3	CB B4	CB B5			
7	CB BF	CB B8	CB B9	CB BA	CB BB	CB BC	CB BD			

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Resets bit *b* (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of *r* (any of the registers A, B, C, D, E, H, or L).

The bit is reset by performing a bitwise AND between the selected bit and its complement.

Bit Reset

2000, 3000, 4000

RES *b*, (HL)

Opcode	Instruction	Clocks	Operation
—	RES <i>b</i>,(HL)	10 (2,2,1,2,3)	(HL) = (HL) & ~bit <i>b</i>
CB 86	RES 0,(HL)	10 (2,2,1,2,3)	(HL) = (HL) & ~bit 0
CB 8E	RES 1,(HL)	10 (2,2,1,2,3)	(HL) = (HL) & ~bit 1
CB 96	RES 2,(HL)	10 (2,2,1,2,3)	(HL) = (HL) & ~bit 2
CB 9E	RES 3,(HL)	10 (2,2,1,2,3)	(HL) = (HL) & ~bit 3
CB A6	RES 4,(HL)	10 (2,2,1,2,3)	(HL) = (HL) & ~bit 4
CB AE	RES 5,(HL)	10 (2,2,1,2,3)	(HL) = (HL) & ~bit 5
CB B6	RES 6,(HL)	10 (2,2,1,2,3)	(HL) = (HL) & ~bit 6
CB BE	RES 7,(HL)	10 (2,2,1,2,3)	(HL) = (HL) & ~bit 7

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					•

Description

Resets bit *b* (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of the data whose address is in HL

The bit is reset by performing a bitwise AND between the selected bit and its complement.

Bit Reset

2000, 3000, 4000

RES $b, (IX+d)$

RES $b, (IY+d)$

Opcode	Instruction	Clocks	Operation
—	RES $b, (IX+d)$	13 (2,2,2,2,2,3)	$(IX+d) = (IX+d) \& \sim\text{bit}$
DD CB d 86	RES 0, $(IX+d)$	13(2,2,2,2,2,3)	$(IX+d) = (IX+d) \& \sim\text{bit } 0$
DD CB d 8E	RES 1, $(IX+d)$	13(2,2,2,2,2,3)	$(IX+d) = (IX+d) \& \sim\text{bit } 1$
DD CB d 96	RES 2, $(IX+d)$	13(2,2,2,2,2,3)	$(IX+d) = (IX+d) \& \sim\text{bit } 2$
DD CB d 9E	RES 3, $(IX+d)$	13(2,2,2,2,2,3)	$(IX+d) = (IX+d) \& \sim\text{bit } 3$
DD CB d A6	RES 4, $(IX+d)$	13(2,2,2,2,2,3)	$(IX+d) = (IX+d) \& \sim\text{bit } 4$
DD CB d AE	RES 5, $(IX+d)$	13(2,2,2,2,2,3)	$(IX+d) = (IX+d) \& \sim\text{bit } 5$
DD CB d B6	RES 6, $(IX+d)$	13(2,2,2,2,2,3)	$(IX+d) = (IX+d) \& \sim\text{bit } 6$
DD CB d BE	RES 7, $(IX+d)$	13(2,2,2,2,2,3)	$(IX+d) = (IX+d) \& \sim\text{bit } 7$
—	RES $b, (IY+d)$	13 (2,2,2,2,2,3)	$(IY+d) = (IY+d) \& \sim\text{bit}$
FD CB d 86	RES 0, $(IY+d)$	13(2,2,2,2,2,3)	$(IY+d) = (IY+d) \& \sim\text{bit } 0$
FD CB d 8E	RES 1, $(IY+d)$	13(2,2,2,2,2,3)	$(IY+d) = (IY+d) \& \sim\text{bit } 1$
FD CB d 96	RES 2, $(IY+d)$	13(2,2,2,2,2,3)	$(IY+d) = (IY+d) \& \sim\text{bit } 2$
FD CB d 9E	RES 3, $(IY+d)$	13(2,2,2,2,2,3)	$(IY+d) = (IY+d) \& \sim\text{bit } 3$
FD CB d A6	RES 4, $(IY+d)$	13(2,2,2,2,2,3)	$(IY+d) = (IY+d) \& \sim\text{bit } 4$
FD CB d AE	RES 5, $(IY+d)$	13(2,2,2,2,2,3)	$(IY+d) = (IY+d) \& \sim\text{bit } 5$
FD CB d B6	RES 6, $(IY+d)$	13(2,2,2,2,2,3)	$(IY+d) = (IY+d) \& \sim\text{bit } 6$
FD CB d BE	RES 7, $(IY+d)$	13(2,2,2,2,2,3)	$(IY+d) = (IY+d) \& \sim\text{bit } 7$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					•

Description

Resets bit b (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of the data whose address is:

- the sum of IX and the 8-bit signed displacement d , or
- the sum of IY and the 8-bit signed displacement d .

The bit is reset by performing a bitwise AND between the selected bit and its complement.

Return

2000, 3000, 4000

RET

Opcode	Instruction	Clocks	Operation
C9	RET	8 (2,1,2,2,1)	$PC_{low} = (SP)$ $PC_{high} = (SP + 1)$ $SP = SP + 2$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Transfers execution from a subroutine to the program that called the subroutine by popping the return address from the stack into PC.

First, the low-order byte of PC is loaded with the data at the memory address in SP then the high-order byte of PC is loaded with the data at the memory address immediately following the one held in SP. The data in SP is then incremented twice.

Return on Flag

2000, 3000, 4000

RET f

Opcode	Instruction	Clocks	Operation
—	RET f	8 (2,1,2,2,1)	If { f } PC _{low} = (SP); PC _{high} = (SP + 1) SP = SP + 2
C0	RET NZ	8 (2,1,2,2,1)	if {NZ} PC _{low} = (SP); PC _{high} = (SP + 1); SP = SP + 2
C8	RET Z	8 (2,1,2,2,1)	if {Z} PC _{low} = (SP); PC _{high} = (SP + 1) SP = SP + 2
D0	RET NC	8 (2,1,2,2,1)	if {NC} PC _{low} = (SP); PC _{high} = (SP + 1) SP = SP + 2
D8	RET C	8 (2,1,2,2,1)	if {C} PC _{low} = (SP); PC _{high} = (SP + 1) SP = SP + 2
E0	RET LZ	8 (2,1,2,2,1)	if {LZ} PC _{low} = (SP); PC _{high} = (SP + 1) SP = SP + 2
E8	RET LO	8 (2,1,2,2,1)	if {LO} PC _{low} = (SP); PC _{high} = (SP + 1) SP = SP + 2
F0	RET P	8 (2,1,2,2,1)	if {P} PC _{low} = (SP); PC _{high} = (SP + 1) SP = SP + 2
F8	RET M	8 (2,1,2,2,1)	if {M} PC _{low} = (SP); PC _{high} = (SP + 1) SP = SP + 2

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

If the condition f is false, the instruction is ignored. Otherwise, program execution continues at the address at the top of the stack. See “Condition Codes” on page 18 for a description of f .

Return from Interrupt

2000, 3000, 4000

RETI

Opcode	Instruction	Clocks	Operation
ED 4D	RETI	12 (2,2,1,2,2,2,1)	IP = (SP) PC _{low} = (SP+1) PC _{high} = (SP+2) SP = SP+3

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Loads IP with the data whose address is on the top of the stack, which should be the interrupt priority that was saved when the interrupt occurred. Then, loads PC from the stack, which should be the return address that was saved when the interrupt occurred. Next, the interrupt priority and the return address are popped off the stack by adding 3 to SP.

This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

Rotate Left Through Carry

4000

RL BC
RL HL

--


Opcode	Instruction	Clocks	Operation
62	RL BC	2	{CF,BC} = {BC,CF}
42	RL HL	2	{CF,HL} = {HL,CF}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates BC or HL to the left with the C flag. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the C flag moves to bit 0 and bit 15 moves to the C flag.

Figure 1: Bit logic of the RL instruction



Rotate Left Through Carry

4000

RL b , BCDE


Opcode	Instruction	Clocks	Operation
—	RL b, BCDE	4 (2,2)	$\{CF, BCDE\} = \{BCDE, CF\}$ $b = b - 1$ repeat while $b \neq 0$
DD 68	RL 1, BCDE	4 (2,2)	$\{CF, BCDE\} = \{BCDE, CF\}$ $b = b - 1$ repeat while $b \neq 0$
DD 69	RL 2, BCDE	4 (2,2)	$\{CF, BCDE\} = \{BCDE, CF\}$ $b = b - 1$ repeat while $b \neq 0$
DD 6B	RL 4, BCDE	4 (2,2)	$\{CF, BCDE\} = \{BCDE, CF\}$ $b = b - 1$ repeat while $b \neq 0$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates BCDE to the left with the C flag. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the C flag moves to bit 0 and bit 31 moves to the C flag. This operation happens b number of times.

Figure 2: Bit logic of the RL instruction



RL *b*, JKHL

Opcode	Instruction	Clocks	Operation
—	RL <i>b</i> , JKHL	4 (2,2)	{CF, JKHL} = {JKHL, CF} <i>b</i> = <i>b</i> - 1 repeat while <i>b</i> != 0
FD 68	RL 1, JKHL	4 (2,2)	{CF, JKHL} = {JKHL, CF} <i>b</i> = <i>b</i> - 1 repeat while <i>b</i> != 0
FD 69	RL 2, JKHL	4 (2,2)	{CF, JKHL} = {JKHL, CF} <i>b</i> = <i>b</i> - 1 repeat while <i>b</i> != 0
FD 6B	RL 4, JKHL	4 (2,2)	{CF, JKHL} = {JKHL, CF} <i>b</i> = <i>b</i> - 1 repeat while <i>b</i> != 0

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates JKHL to the left with the C flag. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the C flag moves to bit 0 and bit 31 moves to the C flag. This operation happens *b* number of times. See [Figure 2](#) for an illustration.

Rotate Left Through Carry

2000, 3000, 4000

RL DE

Opcode	Instruction	Clocks	Operation
F3	RL DE	2	{CF,DE} = {DE,CF}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates DE to the left with the C flag. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the C flag moves to bit 0 and bit 15 moves to the C flag. See [Figure 1](#) for an illustration.

Rotate Left Through Carry

2000, 3000, 4000

RL *r*


Opcode	Instruction	Clocks	Operation
—	RL <i>r</i>	4 (2,2)	{CF,<i>r</i>} = {<i>r</i>,CF}
CB 17	RL A	4 (2,2)	{CF,A} = {A,CF}
CB 10	RL B	4 (2,2)	{CF,B} = {B,CF}
CB 11	RL C	4 (2,2)	{CF,C} = {C,CF}
CB 12	RL D	4 (2,2)	{CF,D} = {D,CF}
CB 13	RL E	4 (2,2)	{CF,E} = {E,CF}
CB 14	RL H	4 (2,2)	{CF,H} = {H,CF}
CB 15	RL L	4 (2,2)	{CF,L} = {L,CF}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates *r* (any of the register A, B, C, D, E, H, or L) to the left with the C flag. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the C flag moves to bit 0 and bit 7 moves to the C flag. See figure below.

Figure 3: The bit logic of the RL instruction.



Rotate Left Through Carry

2000, 3000, 4000

RL (HL)

RL (IX+*d*)

RL (IY+*d*)

Opcode	Instruction	Clocks	Operation
CB 16	RL (HL)	10 (2,2,1,2,3)	{CF,(HL)} = {(HL),CF}
DD CB <i>d</i> 16	RL (IX+ <i>d</i>)	13 (2,2,2,2,2,3)	{CF,(IX + <i>d</i>)} = {(IX + <i>d</i>),CF}
FD CB <i>d</i> 16	RL (IY+ <i>d</i>)	13 (2,2,2,2,2,3)	{CF,(IY + <i>d</i>)} = {(IY + <i>d</i>),CF}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•			•	•

Description

Rotates to the left with the C flag the data whose address is:

- HL, or
- the sum of IX and the 8-bit signed displacement *d*, or
- the sum of IY and *d*

Bits 0 through 6 move to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the C flag moves to bit 0 and bit 7 moves to the C flag. See [Figure 3](#) for an illustration.

Example

If HL contains 0x4545, the byte in the memory location 0x4545 is 0110 1010, and the C flag is set, then after the execution of the operation:

RL (HL)

the byte in memory location 0x4545 will contain 1101 0101 and the C flag will be reset.

Rotate Left A Through Carry

2000, 3000, 4000

RLA

Opcode	Instruction	Clocks	Operation
17	RLA	2	{CF,A} = {A,CF}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•	•	•			

Description

Rotates to the left with the C flag the contents of A. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the C flag moves to bit 0 and bit 7 moves to the C flag. See [Figure 3](#) for an illustration.

Rotate Left Through A

4000

RLB A, BCDE

RLB A, JKHL


Opcode	Instruction	Clocks	Operation
DD 6F	RLB A,BCDE	4 (2,2)	{A,BCDE} = {BCDE,A}
FD 6F	RLB A,JKHL	4 (2,2)	{A,JKHL} = {JKHL,A}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Rotates BCDE or JKHL to the left with A. The bits are rotated 8 at a time, as illustrated in the figure below. Bits 0 through 23 are shifted 8 bits to bit positions 8 through 31. Bits 31 through 24 are shifted to A and A is shifted to bits 7 through 0.

Figure 4: The bit logic of the “RLB A, BCDE” instruction



Rotate Left Affect Carry

4000

RLC BC
RLC DE

--


Opcode	Instruction	Clocks	Operation
60	RLC,BC	2	BC = {BC[14,0],B[7]} CF = B[7]
50	RLC,DE	2	DE = {DE[14,0],D[7]} CF = D[7]

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates BC or DE to the left (bit 0 moves to bit 1, etc.). The highest-order bit is rotated to the C flag and bit 0. See the figure below.

Figure 5: The bit logic of the RLC instruction



RLC *b*, BCDE


Opcode	Instruction	Clocks	Operation
—	RLC <i>b</i>,BCDE	4 (2,2)	BCDE = {BCDE[30,0],B[7]} CF = B[7] <i>b</i> = <i>b</i>-1 repeat while <i>b</i> != 0
DD 68	RLC 1,BCDE	4 (2,2)	BCDE = {BCDE[30,0],B[7]} CF = B[7] <i>b</i> = <i>b</i> -1 repeat while <i>b</i> != 0
DD 69	RLC 2,BCDE	4 (2,2)	BCDE = {BCDE[30,0],B[7]} CF = B[7] <i>b</i> = <i>b</i> -1 repeat while <i>b</i> != 0
DD 6B	RLC 4,BCDE	4 (2,2)	BCDE = {BCDE[30,0],B[7]} CF = B[7] <i>b</i> = <i>b</i> -1 repeat while <i>b</i> != 0

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates BCDE to the left (bit 0 moves to bit 1, bit 1 moves to bit 2 etc.). Bit 31 moves to the C flag and bit 0. See the figure below.

Figure 6: The bit logic of the RLC operation.



This operation happens *b* number of times.

RLC *b*, JKHL

Opcode	Instruction	Clocks	Operation
—	RLC <i>b</i> , JKHL	4 (2,2)	JKHL = {JKHL[30,0],J[7]} CF = J[7] <i>b</i> = <i>b</i> -1 repeat while <i>b</i> != 0
FD 68	RLC 1, JKHL	4 (2,2)	JKHL = {JKHL[30,0],J[7]} CF = J[7] <i>b</i> = <i>b</i> -1 repeat while <i>b</i> != 0
FD 69	RLC 2, JKHL	4 (2,2)	JKHL = {JKHL[30,0],J[7]} CF = J[7] <i>b</i> = <i>b</i> -1 repeat while <i>b</i> != 0
FD 6B	RLC 4, JKHL	4 (2,2)	JKHL = {JKHL[30,0],J[7]} CF = J[7] <i>b</i> = <i>b</i> -1 repeat while <i>b</i> != 0

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates JKHL to the left (bit 0 moves to bit 1, etc.) while bit 7 of the highest-order byte moves to bit 0 of the lowest-order byte and the C flag. This operation happens *b* number of times. See [Figure 6](#) for an illustration.

Rotate Left Affect Carry

2000, 3000, 4000

RLC *r*


Opcode	Instruction	Clocks	Operation
—	RLC <i>r</i>	4 (2,2)	$r = \{r[6,0], r[7]\}; CF = r[7]$
CB 07	RLC A	4 (2,2)	$A = \{A[6,0], A[7]\}; CF = A[7]$
CB 00	RLC B	4 (2,2)	$B = \{B[6,0], B[7]\}; CF = B[7]$
CB 01	RLC C	4 (2,2)	$C = \{C[6,0], C[7]\}; CF = C[7]$
CB 02	RLC D	4 (2,2)	$D = \{D[6,0], D[7]\}; CF = D[7]$
CB 03	RLC E	4 (2,2)	$E = \{E[6,0], E[7]\}; CF = E[7]$
CB 04	RLC H	4 (2,2)	$H = \{H[6,0], H[7]\}; CF = H[7]$
CB 05	RLC L	4 (2,2)	$L = \{L[6,0], L[7]\}; CF = L[7]$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates *r* (any of the register A, B, C, D, E, H, or L) to the left. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.). Bit 7 moves to both bit 0 and the C flag.

Figure 7: The bit logic of the RLC instruction.



Rotate Left Affect Carry

2000, 3000, 4000

RLC (HL)
RLC (IX+d)
RLC (IY+d)

Opcode	Instruction	Clocks	Operation
CB 06	RLC (HL)	10 (2,2,1,2,3)	(HL) = {(HL)[6,0],(HL)[7]} CF = (HL)[7]
DD CB d 06	RLC (IX+d)	13 (2,2,2,2,2,3)	(IX+d) = {(IX+d)[6,0],(IX+d)[7]} CF = (IX+d)[7]
FD CB d 06	RLC (IY+d)	13 (2,2,2,2,2,3)	(IY+d) = {(IY+d)[6,0],(IY+d)[7]} CF = (IY+d)[7]

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•			•	•

Description

Rotates to the left the data whose address is:

- HL, or
- the sum of IX and the 8-bit signed displacement d , or
- the sum of IY and d .

Each bit moves to the next highest-order bit position (bit 0 moves to bit 1, etc.). Bit 7 moves to both bit 0 and the C flag. See [Figure 7](#) for an illustration.

Example

If HL contains 0x4545, the byte in the memory location 0x4545 is 0110 1010, and the C flag is set, then after the execution of the operation:

RLC (HL)

the byte in memory location 0x4545 will contain 1101 0100 and the C flag will be reset.

Rotate Left

4000

RLC 8,BCDE

RLC 8,JKHL


Opcode	Instruction	Clocks	Operation
DD 4F	RLC 8,BCDE	4 (2,2)	BCDE = {CDE,B}
FD 4F	RLC 8,JKHL	4 (2,2)	JKHL = {KHL,J}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Rotates BCDE or JKHL to the left. Each byte moves to the next highest-order byte position, with the highest-order byte moving to the lowest-order byte. See the figure below.

Figure 8: Bit logic of “RLC 8,BCDE” instruction



Rotate Left A Affect Carry

2000, 3000, 4000

RLCA

Opcode	Instruction	Clocks	Operation
07	RLCA	2	$A = \{A[6,0], A[7]\}$ $CF = A[7]$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•	•	•			

Description

Rotates A to the left. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while bit 7 moves to both bit 0 and the C flag. See [Figure 7](#) for an illustration.

Rotate Right Through Carry

4000

RR BC


Opcode	Instruction	Clocks	Operation
63	RR BC	2	{BC,CF} = {CF,BC}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates to the right with the C flag the data in BC. See the figure below.

Figure 9: The bit logic of the RR instruction



Rotate Right Through Carry

4000

RR b , BCDE

RR b , JKHL


Opcode	Instruction	Clocks	Operation
—	RR b , BCDE	4 (2,2)	$\{BCDE, CF\} = \{CF, BCDE\}$ $b = b - 1$ repeat while $b \neq 0$
DD 78	RR 1, BCDE	4 (2,2)	repeat the operation 1 time
DD 79	RR 2, BCDE	4 (2,2)	repeat the operation 2 times
DD 7B	RR 4, BCDE	4 (2,2)	repeat the operation 4 times
—	RR b , JKHL	4 (2,2)	$\{JKHL, CF\} = \{CF, JKHL\}$ $b = b - 1$ repeat while $b \neq 0$
FD 78	RR 1, JKHL	4 (2,2)	repeat the operation 1 time
FD 79	RR 2, JKHL	4 (2,2)	repeat the operation 2 times
FD 7B	RR 4, JKHL	4 (2,2)	repeat the operation 4 times

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates to the right with the C flag the data in BCDE or JKHL.

Figure 10: The bit logic of the RR instruction.



This operation happens b times.

Rotate Right Through Carry

2000, 3000, 4000

RR DE

RR HL

Opcode	Instruction	Clocks	Operation
FB	RR DE	2	{DE,CF} = {CF,DE}
FC	RR HL	2	{HL,CF} = {CF,HL}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates to the right with the C flag the data in DE or HL. Bit 0 moves to the C flag, bits 1 through 15 move to the next lowest-order bit position, and the C flag moves to bit 15. See [Figure 11](#) below for an illustration.

Figure 11: The bit logic for RR instruction.



Rotate Right Through Carry

2000, 3000, 4000

RR IX

RR IY

Opcode	Instruction	Clocks	Operation
DD FC	RR IX	4 (2,2)	{IX,CF} = {CF,IX}
FD FC	RR IY	4 (2,2)	{IY,CF} = {CF,IY}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•				

Description

Rotates to the right with the C flag the data in IX or IY. Bit 0 moves to the C flag, bits 1 through 15 move to the next lowest-order bit position, and the C flag moves to bit 15. See [Figure 9](#) for an illustration.

Rotate Right Through Carry

2000, 3000, 4000

RR r


Opcode	Instruction	Clocks	Operation
—	RR r	4 (2,2)	$\{r, CF\} = \{CF, r\}$
CB 1F	RR A	4 (2,2)	$\{A, CF\} = \{CF, A\}$
CB 18	RR B	4 (2,2)	$\{B, CF\} = \{CF, B\}$
CB 19	RR C	4 (2,2)	$\{C, CF\} = \{CF, C\}$
CB 1A	RR D	4 (2,2)	$\{D, CF\} = \{CF, D\}$
CB 1B	RR E	4 (2,2)	$\{E, CF\} = \{CF, E\}$
CB 1C	RR H	4 (2,2)	$\{H, CF\} = \{CF, H\}$
CB 1D	RR L	4 (2,2)	$\{L, CF\} = \{CF, L\}$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates to the right with the C flag the data in register r (any of the registers A, B, C, D, E, H, or L). Bit 0 moves to the C flag, bits 1 through 7 move to the next lowest-order bit position, and the C flag moves to bit 7. See the figure below.

Figure 12: The bit logic for the RR instruction.



Rotate Right Through Carry

2000, 3000, 4000

RR (HL)

RR (IX+*d*)

RR (IY+*d*)

Opcode	Instruction	Clocks	Operation
CB 1E	RR (HL)	10 (2,2,1,2,3)	{(HL),CF} = {CF,(HL)}
DD CB <i>d</i> 1E	RR (IX+ <i>d</i>)	13 (2,2,2,2,3)	{(IX+ <i>d</i>),CF} = {CF,(IX+ <i>d</i>)}
FD CB <i>d</i> 1E	RR (IY+ <i>d</i>)	13 (2,2,2,2,3)	{(IY+ <i>d</i>),CF} = {CF,(IY+ <i>d</i>)}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•			•	•

Description

Rotates to the right with the C flag the data whose address is:

- HL, or
- the sum of IX and the 8-bit signed displacement *d*, or
- the sum of IY and the 8-bit signed displacement *d*.

Bit 0 moves to the C flag, bits 1 through 7 move to the next lowest-order bit position, and the C flag moves to bit 7. See [Figure 12](#) for an illustration.

Rotate Right A Through Carry

2000, 3000, 4000

RRA

Opcode	Instruction	Clocks	Operation
1F	RRA	2	{A,CF} = {CF,A}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•	•	•			

Description

Rotates to the right with the C flag the data in A. Bit 0 moves to the C flag, bits 1 through 7 move to the next lowest-order bit position, and the C flag moves to bit 7. See [Figure 12](#) for an illustration.

Rotate Right Through A

4000

RRB A, BCDE

RRB A, JKHL


Opcode	Instruction	Clocks	Operation
DD 7F	RRB A,BCDE	4 (2,2)	{A, BCDE} = {E, A, BCD}
FD 7F	RRB A,JKHL	4 (2,2)	{A, JKHL} = {L, A, JKH}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Rotates 8 bits to the right with A the data in BCDE or JKHL. For example, the data in B moves to C, while the data in C moves to D. The low-order byte moves to A and A moves to the high-order byte. See the figure below.

Figure 13: The bit logic of the “RRA 8,BCDE” instruction.



Rotate Right Affect Carry

4000

RRC BC

RRC DE


Opcode	Instruction	Clocks	Operation
61	RRC BC	2	BC = {B[0],BC[15,1]} CF = C[0]
51	RRC DE	2	DE = {D[0],DE[15,1]} CF = E[0]

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates to the right the C flag with the data in BC or DE. Each bit in the register moves to the next lowest-order bit position (bit 15 moves to bit 14, etc.) while bit 0 moves to both bit 15 and the C flag. See the figure below.

Figure 14: The bit logic of RRC.



Rotate Right Affect Carry

4000

RRC *b*, BCDE

RRC *b*, JKHL


Opcode	Instruction	Clocks	Operation
—	RRC <i>b</i> ,BCDE	4 (2,2)	BCDE = {B[7],BCDE[31,1]} CF = E[0] <i>b</i> = <i>b</i> - 1 repeat while <i>b</i> != 0
DD 58	RRC 1,BCDE	4 (2,2)	repeat the operation 1 time
DD 59	RRC 2,BCDE	4 (2,2)	repeat the operation 2 times
DD 5B	RRC 4,BCDE	4 (2,2)	repeat the operation 4 times
—	RRC <i>b</i> ,JKHL	4 (2,2)	JKHL = {J[7],JKHL[31,1]} CF = L[0] <i>b</i> = <i>b</i> - 1 repeat while <i>b</i> !=0
FD 58	RRC 1,JKHL	4 (2,2)	repeat the operation 1 time
FD 59	RRC 2,JKHL	4 (2,2)	repeat the operation 2 times
FD 5B	RRC 4,JKHL	4 (2,2)	repeat the operation 4 times

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates to the right the data in BCDE or JKHL. Each bit in the register moves to the next lowest-order bit position (bit 31 moves to bit 30, etc.) while bit 0 moves to both bit 31 and the C flag.

Figure 15: The bit logic of RRC.



This operation happens *b* number of times.

Rotate Right Affect Carry

2000, 3000, 4000

RRC *r*

Opcode	Instruction	Clocks	Operation
—	RRC <i>r</i>	4 (2,2)	$r = \{r[0], r[7,1]\}; CF = r[0]$
CB 0F	RRC A	4 (2,2)	$A = \{A[0], A[7,1]\}; CF = A[0]$
CB 08	RRC B	4 (2,2)	$B = \{B[0], B[7,1]\}; CF = B[0]$
CB 09	RRC C	4 (2,2)	$C = \{C[0], C[7,1]\}; CF = C[0]$
CB 0A	RRC D	4 (2,2)	$D = \{D[0], D[7,1]\}; CF = D[0]$
CB 0B	RRC E	4 (2,2)	$E = \{E[0], E[7,1]\}; CF = E[0]$
CB 0C	RRC H	4 (2,2)	$H = \{H[0], H[7,1]\}; CF = H[0]$
CB 0D	RRC L	4 (2,2)	$L = \{L[0], L[7,1]\}; CF = L[0]$


Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Rotates to the right the data in *r* (any of the registers A, B, C, D, E, H, or L).

Each bit moves to the next lowest-order bit position (bit 7 moves to bit 6, etc.) while bit 0 moves to both bit 7 and the C flag.

Figure 16: The bit logic of the RRC instruction.



Rotate Right Affect Carry

2000, 3000, 4000

RRC (HL)
RRC (IX+d)
RRC (IY+d)

Opcode	Instruction	Clocks	Operation
CB 0E	RRC (HL)	10 (2,2,1,2,3)	(HL) = {(HL)[0],(HL)[7,1]} CF = (HL)[0]
DD CB d 0E	RRC (IX+d)	13 (2,2,2,2,2,3)	(IX + d) = {(IX + d)[0], (IX + d)[7,1]} CF = (IX + d)[0]
FD CB d 0E	RRC (IY+d)	13 (2,2,2,2,2,3)	(IY + d) = {(IY + d)[0], (IY + d)[7,1]} CF = (IY + d)[0]

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•			•	•

Description

Rotates to the right the data whose address is:

- HL, or
- the sum of IX and the 8-bit signed displacement d , or
- the sum of IY and the 8-bit signed displacement d .

Each bit moves to the next lowest-order bit position (bit 7 moves to bit 6, etc.) while bit 0 moves to both bit 7 and the C flag. See [Figure 16](#) for an illustration.

Rotate Right

4000

RRC 8,BCDE

RRC 8,JKHL


Opcode	Instruction	Clocks	Operation
DD 5F	RRC 8,BCDE	4 (2,2)	BCDE = {E, BCD}
FD 5F	RRC 8,JKHL	4 (2,2)	JKHL = {L, JKH}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Rotates BCDE or JKHL to the right. Each byte in the register moves to the next lowest-order byte position. E.g., the byte in B is loaded into C; the byte that was in C is loaded into D; the byte that was in D is loaded into E; and the byte that was in E is loaded into B.

Figure 17: The bit logic of the “RRC 8,BCDE” instruction



Rotate Right A Affect Carry

2000, 3000, 4000

RRCA

Opcode	Instruction	Clocks	Operation
0F	RRCA	2	$A = \{A[0], A[7,1]\}$ $CF = A[0]$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•	•	•			

Description

Rotates to the right the data in A. Each bit moves to the next lowest-order bit position (bit 7 moves to bit 6, etc.) while bit 0 moves to both bit 7 and the C flag. See [Figure 16](#) for an illustration.

Reset PC to Interrupt Vector Address

2000, 3000, 4000

RST v

Opcode	Instruction	Clocks	Operation
—	RST v	8 (2,2,2,2)	(SP-1) = PC_{high}; (SP-2) = PC_{low}; SP = SP-2; PC = Restart Address
D7	RST 10	8 (2,2,2,2)	(SP-1) = PC _{high} ; (SP-2) = PC _{low} ; SP = SP-2; PC = IIR:0x20
DF	RST 18	8 (2,2,2,2)	(SP-1) = PC _{high} ; (SP-2) = PC _{low} ; SP = SP-2; PC = IIR:0x30
E7	RST 20	8 (2,2,2,2)	(SP-1) = PC _{high} ; (SP-2) = PC _{low} ; SP = SP-2; PC = IIR:0x40
EF	RST 28	8 (2,2,2,2)	(SP-1) = PC _{high} ; (SP-2) = PC _{low} ; SP = SP-2; PC = IIR:0x50
FF	RST 38	8 (2,2,2,2)	(SP-1) = PC _{high} ; (SP-2) = PC _{low} ; SP = SP-2; PC = IIR:0x70

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Transfers program execution to the interrupt vector address specified by IIR: v , where IIR is the address of the interrupt vector table and v is the offset. The vector table is always on a 100h boundary. Its address can be read and set by the instructions LD A,IIR and LD IIR,A respectively, where A is the upper nibble of the 16-bit vector table address.

Subtract Through Carry

2000, 3000, 4000

SBC A, n

Opcode	Instruction	Clocks	Operation
DE n	SBC A,n	4 (2,2)	$A = A - n - CF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

Subtracts the C flag and the 8-bit constant n from A. The difference is stored in A. These operations output an inverted carry:

- The C flag is set if A is less than the data being subtracted from it.
- The C flag is cleared if A is greater than the data being subtracted from it.
- The C flag is unchanged if A is equal to the data being subtracted from it.

The Rabbit 4000 assembler views “SBC A,n” and “SBC n” as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.

Subtract Through Carry

2000, 3000, 3000A

SBC A, r

Opcode	Instruction	Clocks	Operation
—	SBC A, r	2	$A = A - r - CF$
9F	SBC A,A	2	$A = A - A - CF$
98	SBC A,B	2	$A = A - B - CF$
99	SBC A,C	2	$A = A - C - CF$
9A	SBC A,D	2	$A = A - D - CF$
9B	SBC A,E	2	$A = A - E - CF$
9C	SBC A,H	2	$A = A - H - CF$
9D	SBC A,L	2	$A = A - L - CF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

Subtracts the C flag and the data in *r* (any of the registers A, B, C, D, E, H, or L) from the data in A. The result is stored in A.

These operations output an inverted carry:

- The C flag is set if A is less than the data being subtracted from it.
- The C flag is cleared if A is greater than the data being subtracted from it.
- The C flag is unchanged if A is equal to the data being subtracted from it.

Subtract Through Carry

4000

SBC A, r

Opcode	Instruction	Clocks	Operation
—	SBC A,r	4 (2,2)	A = A - r - CF
7F 9F	SBC A,A	4 (2,2)	A = A - A - CF
7F 98	SBC A,B	4 (2,2)	A = A - B - CF
7F 99	SBC A,C	4 (2,2)	A = A - C - CF
7F 9A	SBC A,D	4 (2,2)	A = A - D - CF
7F 9B	SBC A,E	4 (2,2)	A = A - E - CF
7F 9C	SBC A,H	4 (2,2)	A = A - H - CF
7F 9D	SBC A,L	4 (2,2)	A = A - L - CF

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

Subtracts the C flag and the data in *r* (one of A, B, C, D, E, H or L) from A. The result is stored in A.

The Rabbit 4000 assembler views “SBC A,r” and “SBC r” as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.

The opcodes for these instructions are different than the same instructions in the Rabbit 2000, 3000 and 3000A.

Subtract Through Carry

2000, 3000, 3000A

SBC A, (HL)

Opcode	Instruction	Clocks	Operation
9E	SBC A,(HL)	5 (2,1,2)	$A = A - (HL) - CF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•		•	

Description

Subtracts the C flag and the data whose address is the data in HL from the data in A. The result is stored in A.

These operations output an inverted carry:

- The C flag is set if A is less than the data being subtracted from it.
- The C flag is cleared if A is greater than the data being subtracted from it.
- The C flag is unchanged if A is equal to the data being subtracted from it.

Subtract Through Carry

4000

SBC A, (HL)

Opcode	Instruction	Clocks	Operation
7F 9E	SBC A,(HL)	7 (2,2,1,2)	$A = A - (HL) - CF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•		•	

Description

Subtracts the C flag and the data whose address is in HL from A. The result is stored in A. These operations output an inverted carry:

- The C flag is set if A is less than the data being subtracted from it.
- The C flag is cleared if A is greater than the data being subtracted from it.
- The C flag is unchanged if A is equal to the data being subtracted from it.

The Rabbit 4000 assembler views “SBC A,(HL)” and “SBC (HL)” as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.

The opcode for this instruction is different than the same instruction in the Rabbit 2000, 3000 and 3000A.

Subtract Through Carry

2000, 3000, 4000

SBC HL, *ss*

Opcode	Instruction	Clocks	Operation
—	SBC HL, <i>ss</i>	4 (2,2)	HL = HL - <i>ss</i> - CF
ED 42	SBC HL,BC	4 (2,2)	HL = HL - BC - CF
ED 52	SBC HL,DE	4 (2,2)	HL = HL - DE - CF
ED 62	SBC HL,HL	4 (2,2)	HL = HL - HL - CF
ED 72	SBC HL,SP	4 (2,2)	HL = HL - SP - CF

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

Subtracts the C flag and the data in *ss* (any of BC, DE, HL, or SP) from HL. The result is stored in HL. These operations output an inverted carry:

- The C flag is set if HL is less than the data being subtracted from it.
- The C flag is cleared if HL is greater than the data being subtracted from it.
- The C flag is unchanged if HL is equal to the data being subtracted from it.

Subtract Through Carry

2000, 3000, 4000

SBC (IX+d)

SBC (IY+d)

Opcode	Instruction	Clocks	Operation
DD 9E <i>d</i>	SBC (IX+d)	9 (2,2,2,1,2)	$A = A - (IX+d) - CF$
FD 9E <i>d</i>	SBC (IY+d)	9 (2,2,2,1,2)	$A = A - (IY+d) - CF$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•		•	

Description

Subtracts the C flag and the data whose address is:

- the sum of IX and the 8-bit signed displacement *d*, or
- the sum of IY and the 8-bit signed displacement *d*

from A. The result is stored in A.

These operations output an inverted carry:

- The C flag is set if A is less than the data being subtracted from it.
- The C flag is cleared if A is greater than the data being subtracted from it.
- The C flag is unchanged if A is equal to the data being subtracted from it.

The Rabbit 4000 assembler views “SBC A,(IX+d)” and “SBC (IX+d)” as equivalent instructions. The same is true for “SBC A,(IY+d)” and “SBC (IY+d).”

SBOX

4000

SBOX A

Opcode	Instruction	Clocks	Operation
ED 02	SBOX A	4 (2,2)	A = sbox(A)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Sbox is a 256-byte lookup table used by the AES-128 cipher. A contains the index into the table and is replaced by the value at that index location.

Set Carry Flag

2000, 3000, 4000

SCF

Opcode	Instruction	Clocks	Operation
37	SCF	2	CF = 1

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	1	•				

Description

Sets the C flag.

Set Bit

2000, 3000, 4000

SET b, r

Opcode								Instruction	Clocks	Operation
b, r	A	B	C	D	E	H	L	SET b, r	4 (2,2)	$r = r \mid \text{bit } b$
0	CB C7	CB C0	CB C1	CB C2	CB C3	CB C4	CB C5			
1	CB CF	CB C8	CB C9	CB CA	CB CB	CB CC	CB CD			
2	CB D7	CB D0	CB D1	CB D2	CB D3	CB D4	CB D5			
3	CB DF	CB D8	CB D9	CB DA	CB DB	CB DC	CB DD			
4	CB E7	CB E0	CB E1	CB E2	CB E3	CB E4	CB E5			
5	CB EF	CB E8	CB E9	CB EA	CB EB	CB EC	CB ED			
6	CB F7	CB F0	CB F1	CB F2	CB F3	CB F4	CB F5			
7	CB FF	CB F8	CB F9	CB FA	CB FB	CB FC	CB FD			

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-		•			

Description

Sets bit b (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of the data in r (any of the registers A, B, C, D, E, H, or L).

Example

If A contains 1100 0000, after the execution of the operation:

SET 3, A

A contains 1100 1000.

Set Bit

2000, 3000, 4000

SET b , (HL)

Opcode	Instruction	Clocks	Operation
—	SET b,(HL)	10 (2,2,1,2,3)	(HL) = (HL) b
CB C6	SET 0,(HL)	10 (2,2,1,2,3)	(HL) = (HL) bit 0
CB CE	SET 1,(HL)	10 (2,2,1,2,3)	(HL) = (HL) bit 1
CB D6	SET 2,(HL)	10 (2,2,1,2,3)	(HL) = (HL) bit 2
CB DE	SET 3,(HL)	10 (2,2,1,2,3)	(HL) = (HL) bit 3
CB E6	SET 4,(HL)	10 (2,2,1,2,3)	(HL) = (HL) bit 4
CB EE	SET 5,(HL)	10 (2,2,1,2,3)	(HL) = (HL) bit 5
CB F6	SET 6,(HL)	10 (2,2,1,2,3)	(HL) = (HL) bit 6
CB FE	SET 7,(HL)	10 (2,2,1,2,3)	(HL) = (HL) bit 7

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-				•	•

Description

Sets bit b (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of the byte whose address is the data in HL.

Set Bit

2000, 3000, 4000

SET $b, (IX+d)$

SET $b, (IY+d)$

Opcode	Instruction	Clocks	Operation
—	SET $b, (IX+d)$	13 (2,2,2,2,2,3)	$(IX+d) = (IX+d) \mid b$
DD CB d C6	SET 0,(IX+ d)	13 (2,2,2,2,2,3)	$(IX+d) = (IX+d) \mid \text{bit 0}$
DD CB d CE	SET 1,(IX+ d)	13 (2,2,2,2,2,3)	$(IX+d) = (IX+d) \mid \text{bit 1}$
DD CB d D6	SET 2,(IX+ d)	13 (2,2,2,2,2,3)	$(IX+d) = (IX+d) \mid \text{bit 2}$
DD CB d DE	SET 3,(IX+ d)	13 (2,2,2,2,2,3)	$(IX+d) = (IX+d) \mid \text{bit 3}$
DD CB d E6	SET 4,(IX+ d)	13 (2,2,2,2,2,3)	$(IX+d) = (IX+d) \mid \text{bit 4}$
DD CB d EE	SET 5,(IX+ d)	13 (2,2,2,2,2,3)	$(IX+d) = (IX+d) \mid \text{bit 5}$
DD CB d F6	SET 6,(IX+ d)	13 (2,2,2,2,2,3)	$(IX+d) = (IX+d) \mid \text{bit 6}$
DD CB d FE	SET 7,(IX+ d)	13 (2,2,2,2,2,3)	$(IX+d) = (IX+d) \mid \text{bit 7}$
—	SET $b, (IY+d)$	13 (2,2,2,2,2,3)	$(IY+d) = (IY+d) \mid b$
FD CB d C6	SET 0,(IY+ d)	13 (2,2,2,2,2,3)	$(IY+d) = (IY+d) \mid \text{bit 0}$
FD CB d CE	SET 1,(IY+ d)	13 (2,2,2,2,2,3)	$(IY+d) = (IY+d) \mid \text{bit 1}$
FD CB d D6	SET 2,(IY+ d)	13 (2,2,2,2,2,3)	$(IY+d) = (IY+d) \mid \text{bit 2}$
FD CB d DE	SET 3,(IY+ d)	13 (2,2,2,2,2,3)	$(IY+d) = (IY+d) \mid \text{bit 3}$
FD CB d E6	SET 4,(IY+ d)	13 (2,2,2,2,2,3)	$(IY+d) = (IY+d) \mid \text{bit 4}$
FD CB d EE	SET 5,(IY+ d)	13 (2,2,2,2,2,3)	$(IY+d) = (IY+d) \mid \text{bit 5}$
FD CB d F6	SET 6,(IY+ d)	13 (2,2,2,2,2,3)	$(IY+d) = (IY+d) \mid \text{bit 6}$
FD CB d FE	SET 7,(IY+ d)	13 (2,2,2,2,2,3)	$(IY+d) = (IY+d) \mid \text{bit 7}$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-				•	•

Description

Sets bit b (any of the bits 0, 1, 2, 3, 4, 5, 6, or 7) of the byte whose address is

- the sum of the data in IX and a displacement d , or
- the sum of the data in IY and a displacement d .

SETSYSP *mn*

Opcode	Instruction	Clocks	Operation
ED B1 <i>n m</i>	SETSYSP <i>mn</i>	12 (2,2,2,2,2,2)	$SU = \{SU[1:0], SU[7:2]\}$ $tmp_{low} = (SP)$ $tmp_{high} = (SP + 1)$ $SP = SP + 2$ if {tmp != mn} System Violation

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

This instruction is used to handle user mode interrupts in system/user mode. It sets the current processor mode to the previous processor mode by rotating two places to the right the bits of SU. Bits 1 and 0 are moved to bit positions 7 and 6 respectively. The System/User Mode Register, SU, is an 8-bit register that forms a stack of the current processor mode and the previous 3 modes.

This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

Set User Mode

3000A, 4000

SETUSR

Opcode	Instruction	Clocks	Operation
ED 6F	SETUSR	4 (2,2)	SU={SU[5:0],0x01}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

The System/User Mode Register, SU, is an 8-bit register that forms a stack of the current processor mode and the previous 3 modes. SETUSR shifts the contents of SU 2 bits to the left, then sets bit 1 to 0 and bit 0 to 1, signifying user mode.

This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

SETUSRP *mn*

Opcode	Instruction	Clocks	Operation
ED B5 <i>n m</i>	SETUSRP <i>mn</i>	15 (2,2,2,2,1,3,3)	SU = {SU[7:2],01} (SP - 1) = <i>m</i> (SP - 2) = <i>n</i> SP = SP - 2

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Sets the current processor mode by setting SU bit 1 to zero and bit 0 to one.

The System/User Mode Register, SU, is an 8-bit register that forms a stack of the current processor mode and the previous 3 modes.

This instruction is used to handle user mode interrupts in system/user mode.

This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

Smart Jump

4000

SJP *label*

Description

This pseudo instruction resolves to one of the following:

- 8-bit relative jump (see [JR *label*](#))
- 16-bit absolute jump (see [JP *mn*](#))
- 20-bit absolute jump (see [LJP *x*,*mn*](#))

If “label” has not yet been resolved, the assembler inserts nops into the code to allow for the longest possible jump instruction.

For compatibility with future revisions of the compiler, the “sjp” instruction should not be used if the number of bytes in the binary code must stay constant across compilers.

Shift Left Arithmetic

4000

SLA *b*, BCDE

SLA *b*, JKHL


Opcode	Instruction	Clocks	Operation
—	SLA <i>b</i> ,BCDE	4 (2,2)	BCDE = {BCDE[30,0],0} CF = B[7] <i>b</i> = <i>b</i> - 1 repeat while <i>b</i> !=0
DD 88	SLA 1,BCDE	4 (2,2)	repeat the operation 1 time
DD 89	SLA 2,BCDE	4 (2,2)	repeat the operation 2 times
DD 8B	SLA 4,BCDE	4 (2,2)	repeat the operation 4 times
—	SLA <i>b</i> ,JKHL	4 (2,2)	JKHL = {JKHL[30,0],0} CF = J[7] <i>b</i> = <i>b</i> - 1 repeat while <i>b</i> !=0
FD 88	SLA 1,JKHL	4 (2,2)	repeat the operation 1 time
FD 89	SLA 2,JKHL	4 (2,2)	repeat the operation 2 times
FD 8B	SLA 4,JKHL	4 (2,2)	repeat the operation 4 times

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Arithmetically shifts to the left the bits of BCDE or JKHL. Bits 0 through 30 are each shifted to the next highest-order bit position (bit 0 moves to bit 1, etc.). Bit 31 is shifted to the C flag. Bit 0 is reset.

Figure 18: The bit logic of the SLA instruction.



The operation happens *b* number of times.

Shift Left Arithmetic

2000, 3000, 4000

SLA r


Opcode	Instruction	Clocks	Operation
—	SLA r	4 (2,2)	$r = \{r[6,0],0\}$; $CF = r[7]$
CB 27	SLA A	4 (2,2)	$A = \{A[6,0],0\}$; $CF = A[7]$
CB 20	SLA B	4 (2,2)	$B = \{B[6,0],0\}$; $CF = B[7]$
CB 21	SLA C	4 (2,2)	$C = \{C[6,0],0\}$; $CF = C[7]$
CB 22	SLA D	4 (2,2)	$D = \{D[6,0],0\}$; $CF = D[7]$
CB 23	SLA E	4 (2,2)	$E = \{E[6,0],0\}$; $CF = E[7]$
CB 24	SLA H	4 (2,2)	$H = \{H[6,0],0\}$; $CF = H[7]$
CB 25	SLA L	4 (2,2)	$L = \{L[6,0],0\}$; $CF = L[7]$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Arithmetically shifts to the left the bits of the data in register r (any of A, B, C, D, E, H, or L). Bits 0 through 6 are each shifted to the next highest-order bit position (bit 0 moves to bit 1, etc.). Bit 7 is shifted to the C flag. Bit 0 is reset. See the figure below.

Figure 19: The bit logic of the SLA instruction.



Shift Left Arithmetic

2000, 3000, 4000

SLA (HL)
SLA (IX+d)
SLA (IY+d)

Opcode	Instruction	Clocks	Operation
CB 26	SLA (HL)	10*	(HL) = {(HL)[6,0],0} CF = (HL)[7]
DD CB d 26	SLA (IX+d)	13**	(IX + d) = {(IX + d)[6,0],0} CF = (IX+d)[7]
FD CB d 26	SLA (IY+d)	13**	(IY + d) = {(IY + d)[6,0],0} CF = (IY+d)[7]
Clocking: *10 (2,2,1,2,3) **13 (2,2,2,2,3)			

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•			•	•

Description

Arithmetically shifts to the left the bits of the data whose address is

- HL, or
- the sum of IX and the 8-bit signed displacement d , or
- the sum of IY and the 8-bit signed displacement d .

Bits 0 through 6 are each shifted to the next highest-order bit position (bit 0 moves to bit 1, etc.). Bit 7 is shifted to the C flag. Bit 0 is reset. See [Figure 19](#) for an illustration.

Shift Left Logical

4000

SLL *b*, BCDE

SLL *b*, JKHL


Opcode	Instruction	Clocks	Operation
—	SLL <i>b</i> ,BCDE	4 (2,2)	BCDE = {BCDE[30,0],0} CF = B[7] <i>b</i> = <i>b</i> - 1 repeat while <i>b</i> != 0
DD A8	SLL 1,BCDE	4 (2,2)	the operation happens 1 time
DD A9	SLL 2,BCDE	4 (2,2)	the operation happens 2 times
DD AB	SLL 4,BCDE	4 (2,2)	the operation happens 4 times
—	SLL <i>b</i> ,JKHL	4 (2,2)	JKHL = {JKHL[30,0],0} CF = J[7] <i>b</i> = <i>b</i> - 1 repeat while <i>b</i> != 0
FD A8	SLL 1,JKHL	4 (2,2)	the operation happens 1 time
FD A9	SLL 2,JKHL	4 (2,2)	the operation happens 2 times
FD AB	SLL 4,JKHL	4 (2,2)	the operation happens 4 times

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Shifts to the left the bits of the data in register BCDE or JKHL. Bits 0 through 30 are each shifted to the next highest-order bit position (bit 0 moves to bit 1, etc.). The highest-order bit (bit 31 of BCDE or JKHL) is shifted to the C flag. Bit 0 is reset. See the figure below.

Figure 20: The bit logic of the SLL instruction



The operation happens *b* number of times.

Shift Right Arithmetic

4000

SRA *b*, BCDE

SRA *b*, JKHL


Opcode	Instruction	Clocks	Operation
—	SRA <i>b</i> ,BCDE	4 (2,2)	BCDE = {B[7],BCDE[31,1]} CF = E[0] b = b - 1 repeat while b != 0
DD 98	SRA 1,BCDE	4 (2,2)	repeat the operation 1 time
DD 99	SRA 2,BCDE	4 (2,2)	repeat the operation 2 times
DD 9B	SRA 4,BCDE	4 (2,2)	repeat the operation 4 times
—	SRA <i>b</i> ,JKHL	4 (2,2)	JKHL = {J[7],JKHL[31,1]} CF = L[0] b = b - 1 repeat while b != 0
FD 98	SRA 1,JKHL	4 (2,2)	repeat the operation 1 time
FD 99	SRA 2,JKHL	4 (2,2)	repeat the operation 2 times
FD 9B	SRA 4,JKHL	4 (2,2)	repeat the operation 4 times

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Arithmetically shifts to the right the bits of the data in register BCDE or JKHL. Bits 1 through 31 are each shifted to the next lowest-order bit position. The highest-order bit of BCDE or JKHL is shifted into itself and the lowest-order bit is shifted to the C flag. See the figure below.

Figure 21: The bit logic of the SRA instruction.



The instruction repeats the number of times specified by *b* which can be 1, 2 or 4.

Shift Right Arithmetic

2000, 3000, 4000

SRA r


Opcode	Instruction	Clocks	Operation
—	SRA r	4 (2,2))	$r = \{r[7], r[7,1]\}; CF = r[0]$
CB 2F	SRA A	4 (2,2)	$A = \{A[7], A[7,1]\}; CF = A[0]$
CB 28	SRA B	4 (2,2)	$B = \{B[7], B[7,1]\}; CF = B[0]$
CB 29	SRA C	4 (2,2)	$C = \{C[7], C[7,1]\}; CF = C[0]$
CB 2A	SRA D	4 (2,2)	$D = \{D[7], D[7,1]\}; CF = D[0]$
CB 2B	SRA E	4 (2,2)	$E = \{E[7], E[7,1]\}; CF = E[0]$
CB 2C	SRA H	4 (2,2)	$H = \{H[7], H[7,1]\}; CF = H[0]$
CB 2D	SRA L	4 (2,2)	$L = \{L[7], L[7,1]\}; CF = L[0]$

Flags				ALTD			IO/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Arithmetically shifts to the right the bits in r (any of the registers A, B, C, D, E, H, or L). Bits 7 through 1 are shifted to the next lowest-order bit position (bit 7 is shifted to bit 6, etc.). Bit 7 is also copied to itself. Bit 0 is shifted to the C flag. See the figure below.

Figure 22: The bit logic of the SRA instruction.



Shift Right Arithmetic

2000, 3000, 4000

SRA (HL)
SRA (IX+d)
SRA (IY+d)

Opcode	Instruction	Clocks	Operation
CB 2E	SRA (HL)	10*	(HL) = {(HL)[7],(HL)[7,1]} CF = (HL)[0]
DD CB d 2E	SRA (IX+d)	13**	(IX+d) = {(IX+d)[7],(IX+d)[7,1]} CF = (IX+d)[0]
FD CB d 2E	SRA (IY+d)	13**	(IY+d) = {(IY+d)[7],(IY+d)[7,1]} CF = (IY+d)[0]
Clocking: *10 (2,2,1,2,3) **13 (2,2,2,2,2,3)			

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•			•	•

Description

Arithmetically shifts to the right the bits in the data whose address is:

- HL, or
- the sum of IX and the 8-bit signed displacement d , or
- the sum of IY and the 8-bit signed displacement d .

Bits 7 through 1 are shifted to the next lowest-order bit position (bit 7 is shifted to bit 6, etc.). Bit 7 is also copied to itself. Bit 0 is shifted to the C flag. See [Figure 22](#) for an illustration.

Shift Right Logical

4000

SRL *bb*, BCDE

SRL *bb*, JKHL


Opcode	Instruction	Clocks	Operation
—	SRL <i>bb</i> , BCDE	4 (2,2)	BCDE = {0,BCDE[31,1]} CF = E[0] bb = bb - 1 repeat while bb != 0
DD B8	SRL 1,BCDE	4 (2,2)	repeat the operation 1 time
DD B9	SRL 2,BCDE	4 (2,2)	repeat the operation 2 times
DD BB	SRL 4,BCDE	4 (2,2)	repeat the operation 4 times
—	SRL <i>bb</i> , JKHL	4 (2,2)	JKHL = {0,JKHL[31,1]} CF = L[0] b b= bb - 1 repeat while bb != 0
FD B8	SRL 1,JKHL	4 (2,2)	repeat the operation 1 time
FD B9	SRL 2,JKHL	4 (2,2)	repeat the operation 2 times
FD BB	SRL 4,JKHL	4 (2,2)	repeat the operation 4 times

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Shifts to the right the bits of the data in register BCDE or JKHL. Bits 1 through 31 are each shifted to the next lowest-order bit position (bit 31 moves to bit 30, etc.). The lowest-order bit (bit 0 of E or L) is shifted to the C flag.

Figure 23: The bit logic of the SRL instruction.



The instruction repeats the *b* number of times, which can be 1, 2 or 4.

Shift Right Logical

2000, 3000, 4000

SRL *r*


Opcode	Instruction	Clocks	Operation
—	SRL <i>r</i>	4 (2,2)	$r = \{0, r[7,1]\}; CF = r[0]$
CB 3F	SRL A	4 (2,2)	$A = \{0, A[7,1]\}; CF = A[0]$
CB 38	SRL B	4 (2,2)	$B = \{0, B[7,1]\}; CF = B[0]$
CB 39	SRL C	4 (2,2)	$C = \{0, C[7,1]\}; CF = C[0]$
CB 3A	SRL D	4 (2,2)	$D = \{0, D[7,1]\}; CF = D[0]$
CB 3B	SRL E	4 (2,2)	$E = \{0, E[7,1]\}; CF = E[0]$
CB 3C	SRL H	4 (2,2)	$H = \{0, H[7,1]\}; CF = H[0]$
CB 3D	SRL L	4 (2,2)	$L = \{0, L[7,1]\}; CF = L[0]$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•	•			

Description

Shifts to the right the bits in *r* (any of the registers A, B, C, D, E, H, or L). Each bit is shifted to the next lowest-order bit position (Bit 7 shifts to bit 6, etc.) Bit 0 shifts to the C flag. Bit 7 is reset. See the figure below.

Figure 24: The bit logic of the SRL instruction.



Shift Right Logical

2000, 3000, 4000

SRL (HL)

SRL (IX+d)

SRL (IY+d)

Opcode	Instruction	Clocks	Operation
CB 3E	SRL (HL)	10*	(HL) = {0,(HL)[7,1]} CF = (HL)[0]
DD CB d 3E	SRL (IX+d)	13**	(IX + d) = {0,(IX + d)[7,1]} CF = (IX + d)[0]
FD CB d 3E	SRL (IY+d)	13**	(IY + d) = {0,(IY + d)[7,1]} CF = (IY + d)[0]
Clocking: *10 (2,2,1,2,3) **13 (2,2,2,2,3)			

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	•	•			•	•

Description

Shifts to the right the bits of the data whose address is

- HL, or
- the sum of IX and the 8-bit signed displacement d , or
- the sum of IY and the 8-bit signed displacement d .

Each bit is shifted to the next lowest-order bit position (Bit 7 shifts to bit 6, etc.) Bit 0 shifts to the C flag. Bit 7 is reset. See [Figure 24](#) for an illustration.

Subtraction

4000

SUB HL,DE

SUB HL,JK

SUB JKHL,BCDE

Opcode	Instruction	Clocks	Operation
55	SUB HL,DE	2	HL = HL - DE
45	SUB HL,JK	2	HL = HL - JK
ED D6	SUB JKHL,BCDE	4 (2,2)	JKHL = JKHL - BCDE

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•	•	•			

Description

- SUB HL,DE: Subtracts from the data in HL the data in DE. The result is stored in HL.
- SUB HL,JK: Subtracts from the data in HL the data in JK. The result is stored in HL.
- SUB JKHL,BCDE: Subtracts from the data in JKHL the data in BCDE. The result is stored in JKHL.

Subtraction

2000, 3000, 4000

SUB n

Opcode	Instruction	Clocks	Operation
D6 n	SUB n	4 (2,2)	$A = A - n$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

Subtracts the 8-bit constant n from A. The result is stored in A.

The Rabbit 4000 assembler views “SUB A, n ” and “SUB n ” as equivalent instructions.

Subtraction

2000, 3000, 3000A

SUB *r*

Opcode	Instruction	Clocks	Operation
—	SUB <i>r</i>	2	$A = A - r$
97	SUB A	2	$A = A - A$
90	SUB B	2	$A = A - B$
91	SUB C	2	$A = A - C$
92	SUB D	2	$A = A - D$
93	SUB E	2	$A = A - E$
94	SUB H	2	$A = A - H$
95	SUB L	2	$A = A - L$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

Subtracts *r* (any of the registers A, B, C, D, E, H, or L) from A. The result is stored in A.

Subtraction

4000

SUB r

Opcode	Instruction	Clocks	Operation
—	SUB r	4(2,2)	$A = A - r$
7F 97	SUB A	4(2,2)	$A = A - A$
7F 90	SUB B	4(2,2)	$A = A - B$
7F 91	SUB C	4(2,2)	$A = A - C$
7F 92	SUB D	4(2,2)	$A = A - D$
7F 93	SUB E	4(2,2)	$A = A - E$
7F 94	SUB H	4(2,2)	$A = A - H$
7F 95	SUB L	4(2,2)	$A = A - L$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•			

Description

Subtracts r (any of the registers A, B, C, D, E, H, or L) from A. The result is stored in A. The Rabbit 4000 assembler views “SUB A, r ” and “SUB r ” as equivalent instructions.

The opcodes for these instructions are different than the same instructions in the Rabbit 2000, 3000 and 3000A.

Subtraction

2000, 3000, 3000A

SUB (HL)

Opcode	Instruction	Clocks	Operation
96	SUB (HL)	5 (2,1,2)	$A = A - (HL)$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•		•	

Description

Subtracts the data whose address is in HL from A. The result is stored in A.

Subtraction

4000

SUB (HL)

Opcode	Instruction	Clocks	Operation
7F 96	SUB (HL)	7 (2,2,1,2)	A = A - (HL)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	V	•	•	•		•	

Description

Subtracts the data whose address is in HL from A. The result is stored in A.

The Rabbit 4000 assembler views “SUB A,(HL)” and “SUB (HL)” as equivalent instructions.

Subtraction

2000, 3000, 4000

SUB (IX+d)

SUB (IY+d)

Opcode	Instruction	Clocks	Operation
DD 96 <i>d</i>	SUB (IX+d)	9 (2,2,2,1,2)	A = A - (IX + <i>d</i>)
FD 96 <i>d</i>	SUB (IY+d)	9 (2,2,2,1,2)	A = A - (IY + <i>d</i>)

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	∇	•	•	•		•	

Description

Subtracts the data whose address is:

- the sum of IX and the 8-bit signed displacement *d*, or
- the sum of IY and *d*.

from A. The result is stored in A.

The Rabbit 4000 assembler views “SUB A,(IX+d)” and “SUB (IX+d)” as equivalent instructions. The same is true for “SUB A,(IY+d)” and “SUB (IY+d).”

SURES

Opcode	Instruction	Clocks	Operation
ED 7D	SURES	4 (2,2)	SU = {SU[1:0],SU[7:2]}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

“Pops” the current mode off the SU register, returning the processor mode to the previous mode by rotating SU two bits to the right.

This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

SYSCALL

Opcode	Instruction	Clocks	Operation
ED 75	SYSCALL	10 (2,2,3,3)	SP = SP-2; PC = {R,0x60}

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Pushes PC on the stack and then resets the PC to the interrupt vector address represented by IIR:0x60, where IIR is the address of the interrupt table and 0x60 is the offset into the table. The address of the vector table can be read and set by the instructions LD A,IIR and LD IIR,A respectively, where A is the upper nibble of the 16-bit vector table address. The vector table is always on a 100h boundary.

SYSCALL is essentially a new RST opcode, added to allow access to system space without using one of the existing RST opcodes. It will put the processor into System mode and execute code in the corresponding interrupt-vector table entry.

SYSRET

Opcode	Instruction	Clocks	Operation
ED 83	SYSRET	12 (2,2,1,2,2,2,1)	$SU = (SP)$ $PC_{low} = (SP + 1)$ $PC_{high} = (SP + 2)$ $SP = SP + 3$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	-					

Description

Return and restore SU stack.

TEST

Opcode	Instruction	Clocks	Operation
ED 4C	TEST BC	4 (2,2)	BC 0
DD 5C	TEST BCDE	4 (2,2)	BCDE 0
4C	TEST HL	2	HL 0
DD 4C	TEST IX	4 (2,2)	IX 0
FD 4C	TEST IY	4 (2,2)	IY 0
FD 5C	TEST JKHL	4 (2,2)	JKHL 0

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•				

Description

These instructions test registers for zero by performing a bitwise OR of the register and zero.

UMA

Opcode	Instruction	Clocks	Operation
ED C0	UMA	8+8i (2,2,2, (2,2,3,1)i,2)	{CF:DE':(HL)} = (IX) + [(IY)* DE + DE' + CF] BC = BC - 1; IX = IX + 1 IY = IY + 1; HL = HL + 1 repeat while BC != 0

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•					

Description

Performs the following operation:

$$\{CF:DE':(HL)\} = (IX) + [(IY) * DE + DE' + CF];$$

where HL, IX, and IY increment after each byte, repeated BC times. This fundamental operation allows the addition or subtraction of two arbitrarily-long unsigned integers after one is scaled by a single-byte value. This operation is common in many cryptographic operations.

The above operation results in a 24-bit value. The lowest 8 bits of this value are stored in memory at the address in HL, and the upper 16 bits are stored in the alternate register DE'.

Interrupts can occur between different repeats, but not within an iteration.

UMS

Opcode	Instruction	Clocks	Operation
ED C8	UMS	8+8i (2,2,2, (2,2,3,1)i,2)	{CF:DE':(HL)} = (IX) - [(IY)*DE+DE'+CF] BC = BC - 1; IX = IX + 1 IY = IY + 1; HL = HL + 1 repeat while BC != 0

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
-	-	-	•					

Description

Performs the following operation:

$$\{CF:DE':(HL)\} = (IX) - [(IY) * DE + DE' + CF];$$

where HL, IX, and IY increment after each byte, repeated BC times. This fundamental operation allows the addition or subtraction of two arbitrarily-long unsigned integers after one is scaled by a single-byte value. This operation is common in many cryptographic operations.

The above operation results in a 24-bit value. The lowest 8 bits of this value are stored in memory at the address in HL, and the upper 16 bits are stored in the alternate register DE'.

Interrupts can occur between different repeats, but not within an iteration.

Exclusive OR

4000

XOR HL, DE

XOR JKHL, BCDE

Opcode	Instruction	Clocks	Operation
54	XOR HL,DE	4 (2,2)	$HL = HL \wedge DE$
ED EE	XOR JKHL,BCDE	4 (2,2)	$JKHL = JKHL \wedge BCDE$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

- **XOR HL, DE:** This instruction performs an exclusive OR operation between the word in HL and the word in DE. The result is stored in HL.
- **XOR JKHL, BCDE:** This instruction performs an exclusive OR operation between the 32-bit value in JKHL and the 32-bit value in BCDE. The result is stored in JKHL.

Exclusive OR

2000, 3000, 4000

XOR *n*

Opcode	Instruction	Clocks	Operation
EE <i>n</i>	XOR <i>n</i>	4 (2,2)	$A = [A \& \sim n] \mid [\sim A \& n]$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

Performs an exclusive OR operation between the byte in A and the 8-bit constant *n*. The result is stored in A.

The Rabbit 4000 assembler views “XOR A,*n*” and “XOR *n*” as equivalent instructions.

Exclusive OR

2000, 3000, 3000A

XOR *r*

Opcode	Instruction	Clocks	Operation
—	XOR <i>r</i>	2	$A = [A \& \sim r] \mid [\sim A \& r]$
AF	XOR A	2	$A = [A \& \sim A] \mid [\sim A \& A]$
A8	XOR B	2	$A = [A \& \sim B] \mid [\sim A \& B]$
A9	XOR C	2	$A = [A \& \sim C] \mid [\sim A \& C]$
AA	XOR D	2	$A = [A \& \sim D] \mid [\sim A \& D]$
AB	XOR E	2	$A = [A \& \sim E] \mid [\sim A \& E]$
AC	XOR H	2	$A = [A \& \sim H] \mid [\sim A \& H]$
AD	XOR L	2	$A = [A \& \sim L] \mid [\sim A \& L]$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

Performs an exclusive OR operation between the byte in A and *r* (any of the registers A, B, C, D, E, H, or L). The result is stored in A.

XOR *r*

Opcode	Instruction	Clocks	Operation
—	XOR <i>r</i>	4 (2,2)	$A = [A \& \sim r] \mid [\sim A \& r]$
AF	XOR A	4 (2,2)	$A = 0$
7F A8	XOR B	4 (2,2)	$A = [A \& \sim B] \mid [\sim A \& B]$
7F A9	XOR C	4 (2,2)	$A = [A \& \sim C] \mid [\sim A \& C]$
7F AA	XOR D	4 (2,2)	$A = [A \& \sim D] \mid [\sim A \& D]$
7F AB	XOR E	4 (2,2)	$A = [A \& \sim E] \mid [\sim A \& E]$
7F AC	XOR H	4 (2,2)	$A = [A \& \sim H] \mid [\sim A \& H]$
7F AD	XOR L	4 (2,2)	$A = [A \& \sim L] \mid [\sim A \& L]$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•			

Description

Performs an exclusive OR operation between the byte in A and *r* (any of the registers A, B, C, D, E, H, or L). The result is stored in A.

The Rabbit 4000 assembler views “XOR A,*r*” and “XOR *r*” as equivalent instructions.

Exclusive OR

2000, 3000, 3000A

XOR (HL)

Opcode	Instruction	Clocks	Operation
AE	XOR (HL)	5 (2,1,2)	$A = [A \& \sim(HL)] \mid [\sim A \& (HL)]$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•		•	

Description

Performs an exclusive OR operation between A and the data whose address is in HL. The result is stored in A.

Example

If HL contains 0x4000 and the memory location 0x4000 contains the byte 1001 0101 and A contains the byte 0101 0011 then the execution of the instruction

XOR (HL)

would result in the byte in A becoming 1100 0110.

XOR (HL)

Opcode	Instruction	Clocks	Operation
7F AE	XOR (HL)	7 (2,2,1,2)	$A = [A \& \sim(HL)] \mid [\sim A \& (HL)]$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•		•	

Description

Performs an exclusive OR operation between A and the data whose address is in HL. The result is stored in A.

The Rabbit 4000 assembler views “XOR A,(HL)” and “XOR (HL)” as equivalent instructions.

The opcode for this instruction is different than the same instruction in the Rabbit 2000, 3000 and 3000A.

Example

If HL contains 0x4000 and the memory location 0x4000 contains the byte 1001 0101 and A contains the byte 0101 0011 then the execution of the instruction

XOR (HL)

would result in the byte in A becoming 1100 0110.

Exclusive OR

2000, 3000, 4000

XOR (IX+d)

XOR (IY+d)

Opcode	Instruction	Clocks	Operation
DD AE d	XOR (IX+d)	9 (2,2,2,1,2)	$A = [A \& \sim (IX + d)] \mid [\sim A \& (IX + d)]$
FD AE d	XOR (IY+d)	9 (2,2,2,1,2)	$A = [A \& \sim (IY + d)] \mid [\sim A \& (IY + d)]$

Flags				ALTD			IOI/IOE	
S	Z	L/V	C	F	R	SP	S	D
•	•	L	0	•	•		•	

Description

Performs an exclusive OR operation between A and the data whose address is:

- the sum of IX and the 8-bit signed displacement *d*, or
- the sum of IY and *d*

The result is stored in A.

The Rabbit 4000 assembler views “XOR A,(IX+d)” and “XOR (IX+d)” as equivalent instructions. The same is true for “XOR A,(IY+d)” and “XOR (IY+d).”

Example

If HL contains 0x4000 and the memory location 0x4000 contains the byte 1001 0101 and A contains the byte 0101 0011 then the execution of the instruction

XOR (HL)

would result in the byte in A becoming 1100 0110.

Chapter 4. Quick Reference Guide

This chapter contains an abbreviated description of each Rabbit instruction. The instruction mnemonics are listed alphabetically, each one linking to its full description. For instructions with identical mnemonics, the first entry is the information for the Rabbit 2000 and Rabbit 3000 instruction; the second entry is the Rabbit 4000 instruction.

Key

- **Instruction:** The mnemonic syntax of the instruction.
- **Opcode:** The binary bytes that represent the instruction.
- **Clock cycles:** The number of clock cycles that the instruction takes to complete. The numbers in parenthesis are a breakdown of the total clocks. For more information, please see [Table 1 on page 15](#).
- **A:** How the ALTD prefix affects the instruction. For more information, please see [Table 3 on page 16](#).
- **I:** How the IOI or IOE prefixes affect the instruction. For more information, please see [Table 4 on page 16](#). A “b” in this column indicates that the prefix applies to both source and destination.
- **S; Z; LV; C:** These columns denote how the instruction affects the flags. For more information, please see [Table 2 on page 16](#).
- **Operation:** A symbolic representation of the operation performed.

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
ADC A,(HL)	8E						5 (2,1,2)	fr	s	*	*	V	*	$A = A + (HL) + CF$
ADC A,(HL)	7F	8E					7 (2,2,1,2)	fr	s	*	*	V	*	$A = A + (HL) + CF$
ADC A,(IX+d)	DD	8E	----d---				9 (2,2,2,1,2)	fr	s	*	*	V	*	$A = A + (IX+d) + CF$
ADC A,(IY+d)	FD	8E	----d---				9 (2,2,2,1,2)	fr	s	*	*	V	*	$A = A + (IY+d) + CF$
ADC A,n	CE	----n---					4 (2,2)	fr		*	*	V	*	$A = A + n + CF$
ADC A,r	10001-r-						2	fr		*	*	V	*	$A = A + r + CF$
ADC A,r	7F	10001-r-					4 (2,2)	fr		*	*	V	*	$A = A + r + CF$
ADC HL,ss	ED	01ss1010					4 (2,2)	fr		*	*	V	*	$HL = HL + ss + CF$
ADD A,(HL)	86						5 (2,1,2)	fr	s	*	*	V	*	$A = A + (HL)$
ADD A,(HL)	7F	86					7 (2,2,1,2)	fr	s	*	*	V	*	$A = A + (HL)$
ADD A,(IX+d)	DD	86	----d---				9 (2,2,2,1,2)	fr	s	*	*	V	*	$A = A + (IX+d)$
ADD A,(IY+d)	FD	86	----d---				9 (2,2,2,1,2)	fr	s	*	*	V	*	$A = A + (IY+d)$
ADD A,n	C6	----n---					4 (2,2)	fr		*	*	V	*	$A = A + n$
ADD A,r	10000-r-						2	fr		*	*	V	*	$A = A + r$
ADD A,r	7F	10000-r-					4 (2,2)	fr		*	*	V	*	$A = A + r$
ADD HL,ss	00ss1001						2	fr		-	-	-	*	$HL = HL + ss$
ADD IX,xx	DD	00xx1001					4 (2,2)			-	-	-	*	$IX = IX + xx$

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
ADD IY,yy	FD	00yy1001					4 (2,2)			-	-	-	*	IY = IY + yy
ADD SP,d	27	----d---					4 (2,2)			-	-	-	*	SP = SP + d
ADD HL,JK	65						2	fr		-	-	-	*	HL = HL + JK
ADD JKHL,BCDE	ED	C6					4 (2,2)	fr		-	-	-	*	JKHL = JKHL + BCDE
ALTD	76						2			-	-	-	-	alternate register destination for next instruction
AND (HL)	A6						5 (2,1,2)	fr	s	*	*	P	0	A = A & (HL)
AND (HL)	7F	A6					7 (2,2,1,2)	fr	s	*	*	P	0	A = A & (HL)
AND (IX+d)	DD	A6	----d---				9 (2,2,2,1,2)	fr	s	*	*	P	0	A = A & (IX+d)
AND (IY+d)	FD	A6	----d---				9 (2,2,2,1,2)	fr	s	*	*	P	0	A = A & (IY+d)
AND HL,DE	DC						2	fr		*	*	P	0	HL = HL & DE
AND IX,DE	DD	DC					4 (2,2)			*	*	P	0	IX = IX & DE
AND IY,DE	FD	DC					4 (2,2)			*	*	P	0	IY = IY & DE
AND JKHL,BCDE	ED	E6					4 (2,2)	fr		*	*	P	0	JKHL = JKHL & BCDE
AND n	E6	----n---					4 (2,2)	fr		*	*	P	0	A = A & n
AND r	10100-r-						2	fr		*	*	P	0	A = A & r
AND r	7F	10100-r-					4 (2,2)	fr		*	*	P	0	A = A & r
BIT b,(HL)	CB	01-b-110					7 (2,2,1,2)	fr	s	-	*	-	-	(HL) & bit
BIT b,(IX+d)	DD	CB	----d---	01-b-110			10 (2,2,2,2,2)		s	-	*	-	-	(IX+d) & bit
BIT b,(IY+d)	FD	CB	----d---	01-b-110			10 (2,2,2,2,2)		s	-	*	-	-	(IY+d) & bit
BIT b,r	CB	01-b--r-					4 (2,2)	fr		-	*	-	-	r & bit
BOOL HL	CC						2	fr		*	*	0	0	if (HL != 0) HL = 1
BOOL IX	DD	CC					4 (2,2)			*	*	0	0	if (IX != 0) IX = 1
BOOL IY	FD	CC					4 (2,2)			*	*	0	0	if (IY != 0) IY = 1
CALL mn	CD	----n---	----m---				12 (2,2,2,3,3)			-	-	-	-	(SP-1) = PCH; (SP-2) = PCL; PC = mn; SP = SP-2
CALL (HL)	ED	EA					12 (2,2,2,3,3)			-	-	-	-	(SP-1) = PCH; (SP-2) = PCL; PC = HL; SP = SP-2
CALL (IX)	DD	EA					12 (2,2,2,3,3)			-	-	-	-	(SP-1) = PCH; (SP-2) = PCL; PC = IX; SP = SP-2
CALL (IY)	FD	EA					12 (2,2,2,3,3)			-	-	-	-	(SP-1) = PCH; (SP-2) = PCL; PC = IY; SP = SP-2
CBM n	ED	00	----n---				15 (2,2,2,1,2,3,3)		d	-	-	-	-	tmp = [(HL) & ~n] [a & n]; (HL) = tmp; (DE) = tmp (only (DE) affected by IOI or IOE)
CCF	3F						2	f		-	-	-	*	CF = ~CF
CLR HL	BF						2	r		-	-	-	-	HL = 0
CONVC pp	ED	00pp1110					8 (2,2,2,2)			-	-	-	-	convert pp to physical code address
CONVD pp	ED	00pp1111					8 (2,2,2,2)			-	-	-	-	convert pp to physical data address
COPY	ED	80					7+7i (2,2,2,(2,3,2)i,1)			-	-	*	-	(PY) = (PX); BC = BC-1; PY = PY+1; PX = PX+1; repeat while {BC != 0}
COPYR	ED	88					7+7i (2,2,2,(2,3,2)i,1)			-	-	*	-	(PY) = (PX); BC = BC-1; PY = PY-1; PX = PX-1; repeat while {BC != 0}
CP (HL)	BE						5 (2,1,2)	f	s	*	*	V	*	A - (HL)
CP (HL)	7F	BE					7 (2,2,1,2)	f	s	*	*	V	*	A - (HL)

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
CP HL,d	48	----d---					4 (2,2)	f		*	*	V	*	HL - d (d sign-extended to 16 bits)
CP HL,DE	ED	48					4 (2,2)	f		*	*	V	*	HL - DE
CP (IX+d)	DD	BE	----d---				9 (2,2,2,1,2)	f	s	*	*	V	*	A - (IX+d)
CP (IY+d)	FD	BE	----d---				9 (2,2,2,1,2)	f	s	*	*	V	*	A - (IY+d)
CP JKHL,BCDE	ED	58					4 (2,2)	f		*	*	V	*	JKHL - BCDE
CP n	FE	----n---					4 (2,2)	f		*	*	V	*	A - n
CP r	10111-r-						2	f		*	*	V	*	A - r
CP r	7F	10111-r-					4 (2,2)	f		*	*	V	*	A - r
CPL	2F						2	r		-	-	-	-	A = ~A
DEC (HL)	35						8 (2,1,2,3)	f	b	*	*	V	*	(HL) = (HL) - 1
DEC (IX+d)	DD	35	----d---				12 (2,2,2,1,2,3)	f	b	*	*	V	*	(IX+d) = (IX+d) - 1
DEC (IY+d)	FD	35	----d---				12 (2,2,2,1,2,3)	f	b	*	*	V	*	(IY+d) = (IY+d) - 1
DEC IX	DD	2B					4 (2,2)			-	-	-	-	IX = IX - 1
DEC IY	FD	2B					4 (2,2)			-	-	-	-	IY = IY - 1
DEC r	00-r-101						2	fr		*	*	V	*	r = r - 1
DEC ss	00ss1011						2	r		-	-	-	-	ss = ss - 1
DJNZ label	10	--e-					5 (2,2,1)	r		-	-	-	-	B = B-1; if {B != 0} PC = PC + j
DWJNZ label	ED	10	-e-				7 (2,2,2,1)	r		-	-	-	-	BC = BC-1; if {BC != 0} PC = PC + e
EX AF,AF'	08						2			-	-	-	-	AF <-> AF'
EX BC,HL	B3						2	s		-	-	-	-	if (!ALTD) then BC <-> HL else BC <-> HL'
EX BC',HL	ED	74					4 (2,2)	s		-	-	-	-	if (!ALTD) then BC' <-> HL else BC' <-> HL'
EX DE,HL	EB						2	s		-	-	-	-	if (!ALTD) then DE <-> HL else DE <-> HL'
EX DE',HL	E3						2	s		-	-	-	-	if (!ALTD) then DE' <-> HL else DE' <-> HL'
EX JK,HL	B9						2			-	-	-	-	if (!ALTD) then JK <-> HL else JK <-> HL'
EX JK',HL	ED	7C					4 (2,2)	s		-	-	-	-	if (!ALTD) then JK' <-> HL else JK' <-> HL'
EX JKHL,BCDE	B4						2			-	-	-	-	JKHL <-> BCDE
EX (SP),HL	ED	54					15 (2,2,1,2,2,3,3)	r		-	-	-	-	H <-> (SP+1); L <-> (SP)
EX (SP),IX	DD	E3					15 (2,2,1,2,2,3,3)			-	-	-	-	IXH <-> (SP+1); IXL <-> (SP)
EX (SP),IY	FD	E3					15 (2,2,1,2,2,3,3)			-	-	-	-	IYH <-> (SP+1); IYL <-> (SP)
EXP	ED	D9					4 (2,2)			-	-	-	-	PW <-> PW'; PX <-> PX'; PY <-> PY'; PZ <-> PZ'
EXX	D9						2			-	-	-	-	BC <-> BC'; DE <-> DE'; HL <-> HL'
FLAG cc,HL	ED	110cc100					4 (2,2)			-	-	-	-	if (cc) then HL = 1 else HL = 0
FSYSCALL	ED	55					15 (2,2,2,3,3,3)			-	-	-	-	(SP - 1) = PChigh; (SP - 2) = PCLow; (SP - 3) = SU; SP = SP - 3; PC = {IIR,011000000}; SU = {SU[5:0],00}
IBOX A	ED	12					4 (2,2)	r		-	-	-	-	A = inverse sbox(A)
IDET	5B						2			-	-	-	-	Performs 'LD E,E' But if (EDMR && SU[0]) then the System Violation interrupt flag is set

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
INC (HL)	34						8 (2,1,2,3)	f	b	*	*	V	*	(HL) = (HL) + 1
INC (IX+d)	DD	34	----d---				12 (2,2,2,1,2,3)	f	b	*	*	V	*	(IX+d) = (IX+d) + 1
INC (IY+d)	FD	34	----d---				12 (2,2,2,1,2,3)	f	b	*	*	V	*	(IY+d) = (IY+d) + 1
INC IX	DD	23					4 (2,2)			-	-	-	-	IX = IX + 1
INC IY	FD	23					4 (2,2)			-	-	-	-	IY = IY + 1
INC r	00-r-100						2	fr		*	*	V	*	r = r + 1
INC ss	00ss0011						2	r		-	-	-	-	ss = ss + 1
IOE	DB						2			-	-	-	-	I/O external prefix
IOI	D3						2			-	-	-	-	I/O internal prefix
IPSET 0	ED	46					4 (2,2)			-	-	-	-	IP = {IP[5:0], 00}
IPSET 1	ED	56					4 (2,2)			-	-	-	-	IP = {IP[5:0], 01}
IPSET 2	ED	4E					4 (2,2)			-	-	-	-	IP = {IP[5:0], 10}
IPSET 3	ED	5E					4 (2,2)			-	-	-	-	IP = {IP[5:0], 11}
IPRES	ED	5D					4 (2,2)			-	-	-	-	IP = {IP[1:0], IP[7:2]}
JP cx,mn	101cx010	----n---	----m---				7 (2,2,2,1)			-	-	-	-	if {cx} PC = mn
JP (HL)	E9						4 (2,2)			-	-	-	-	PC = HL
JP (IX)	DD	E9					6 (2,2,2)			-	-	-	-	PC = IX
JP (IY)	FD	E9					6 (2,2,2)			-	-	-	-	PC = IY
JP f,mn	11-f-010	----n---	----m---				7 (2,2,2,1)			-	-	-	-	if {f} PC = mn
JP mn	C3	----n---	----m---				7 (2,2,2,1)			-	-	-	-	PC = mn
JR cc,label	001cc000	--e-					5 (2,2,1)			-	-	-	-	if {cc} PC = PC + e
JR cx,label	101cx000	-e-					5 (2,2,1)			-	-	-	-	if {cx} PC = PC + e
JR label	18	--e-					5 (2,2,1)			-	-	-	-	PC = PC + e
JRE cc,label	ED	110cc011	-(ee) _{low}	-(ee) _{high}			9 (2,2,2,2,1)			-	-	-	-	if {cc} PC = PC + ee
JRE cx,label	ED	101cx011	-(ee) _{low}	-(ee) _{high}			9 (2,2,2,2,1)			-	-	-	-	if {cx} PC = PC + ee
JRE label	98	-(ee) _{low}	-(ee) _{high}				7 (2,2,2,1)			-	-	-	-	PC = PC + ee
LCALL xpc,mn	CF	----n---	----m---	--xpc---			19 (2,2,2,2,1,3,3,3,1)			-	-	-	-	(SP-1) = XPCl; (SP-2) = PCH; (SP-3) = PCL; XPCl = xpc; XPCh = 0; PC = mn; SP = SP-3
LD A,EIR	ED	57					4 (2,2)	r		*	*	-	-	A = EIR
LD A,IIR	ED	5F					4 (2,2)	r		*	*	-	-	A = IIR
LD A,HTR	ED	50					4 (2,2)	r		-	-	-	-	A = HTR
LD A,r	01111ma						2	r		-	-	-	-	A = r (only for r != A)
LD A,(BC)	0A						6 (2,2,2)	r	s	-	-	-	-	A = (BC)
LD A,(DE)	1A						6 (2,2,2)	r	s	-	-	-	-	A = (DE)
LD A,(IX+A)	DD	06					8 (2,2,2,2)		s	-	-	-	-	A = (IX+A)
LD A,(IY+A)	FD	06					8 (2,2,2,2)		s	-	-	-	-	A = (IY+A)
LD A,(ps+d)	10ps1101	----d---					7 (2,2,1,2)	r		-	-	-	-	A = (ps+d)
LD A,(ps+HL)	10ps1011						6 (2,2,2)	r		-	-	-	-	A = (ps+HL)

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
LD A,(mn)	3A	----n---	----m---				9 (2,2,2,1,2)	r	s	-	-	-	-	A = (mn)
LD A,XPC	ED	77					4 (2,2)	r		-	-	-	-	A = XPCl
LD BC,HL	91						2	r		-	-	-	-	BC = HL
LD BCDE,(HL)	DD	1A					14 (2,2,2,2,2,2,2)	r		-	-	-	-	E = (HL); D = (HL+1); C = (HL+2); B = (HL+3)
LD BCDE,(IX+d)	DD	CE	----d---				15 (2,2,2,1,2,2,2,2)	r		-	-	-	-	E = (IX+d); D = (IX+d+1); C = (IX+d+2); B = (IX+d+3)
LD BCDE,(IY+d)	DD	DE	----d---				15 (2,2,2,1,2,2,2,2)	r		-	-	-	-	E = (IY+d); D = (IY+d+1); C = (IY+d+2); B = (IY+d+3)
LD BCDE,(mn)	93	----n---	----m---				15 (2,2,2,1,2,2,2,2)	r		-	-	-	-	E = (mn); D = (mn+1); C = (mn+2); B = (mn+3)
LD BCDE,(ps+d)	DD	00ps1110	----d---				15 (2,2,2,1,2,2,2,2)	r		-	-	-	-	E = (ps+d); D = (ps+d+1); C = (ps+d+2); B = (ps+d+3)
LD BCDE,(ps+HL)	DD	00ps1100					14 (2,2,2,2,2,2,2)	r		-	-	-	-	E = (ps+HL); D = (ps+HL+1); C = (ps+HL+2); B = (ps+HL+3)
LD BCDE,(SP+HL)	DD	FE					14 (2,2,2,2,2,2,2)	r		-	-	-	-	E = (SP+HL); D = (SP+HL+1); C = (SP+HL+2); B = (SP+HL+3)
LD BCDE,(SP+n)	DD	EE	----n---				15 (2,2,2,1,2,2,2,2)	r		-	-	-	-	E = (SP+n); D = (SP+n+1); C = (SP+n+2); B = (SP+n+3)
LD BCDE,n	A3	----n---					4 (2,2)	r		-	-	-	-	E = n; D = 0; C = 0; B = 0
LD BCDE,ps	DD	11ps1101					4 (2,2)	r		-	-	-	-	E = ps0; D = ps1; C = ps2; B = 00/FF
LD DE,HL	B1						2	r		-	-	-	-	DE = HL
LD HL,(ps+BC)	ED	00ps0110					10 (2,2,2,2,2)	r		-	-	-	-	L = (ps+BC); H = (ps+BC+1)
LD HL,(ps+d)	10ps0101	----d---					9 (2,2,1,2,2)	r		-	-	-	-	L = (ps+d); H = (ps+d+1)
LD HL,(SP+HL)	ED	FE					10 (2,2,2,2,2)	r		-	-	-	-	L = (SP+HL); H = (SP+HL+1)
LD HL,BC	81						2	r		-	-	-	-	HL = BC
LD HL,DE	A1						2	r		-	-	-	-	HL = DE
LD HL,LXPC	9F						2	r		-	-	-	-	HL = LXPC
LD HTR,A	ED	40					4 (2,2)			-	-	-	-	HTR = A
LD JK,(mn)	99	----n---	----m---				11 (2,2,2,1,2,2)	r	s	-	-	-	-	K = (mn); J = (mn+1)
LD JK,mn	A9	----n---	----m---				6 (2,2,2)	r		-	-	-	-	K = n; J = m
LD JKHL,(HL)	FD	1A					14 (2,2,2,2,2,2,2)	r		-	-	-	-	L = (HL); H = (HL+1); K = (HL+2); J = (HL+3)
LD JKHL,(IX+d)	FD	CE	----d---				15 (2,2,2,1,2,2,2,2)	r		-	-	-	-	L = (IX+d); H = (IX+d+1); K = (IX+d+2); J = (IX+d+3)
LD JKHL,(IY+d)	FD	DE	----d---				15 (2,2,2,1,2,2,2,2)	r		-	-	-	-	L = (IY+d); H = (IY+d+1); K = (IY+d+2); J = (IY+d+3)
LD JKHL,(mn)	94	----n---	----m---				15 (2,2,2,1,2,2,2,2)	r		-	-	-	-	L = (mn); H = (mn+1); K = (mn+2); J = (mn+3)
LD JKHL,(ps+d)	FD	00ps1110	----d---				15 (2,2,2,1,2,2,2,2)	r		-	-	-	-	L = (ps+d); H = (ps+d+1); K = (ps+d+2); J = (ps+d+3)
LD JKHL,(ps+HL)	FD	00ps1100					14 (2,2,2,2,2,2,2)	r		-	-	-	-	L = (ps+HL); H = (ps+HL+1); K = (ps+HL+2); J = (ps+HL+3)
LD JKHL,(SP+HL)	FD	FE					14 (2,2,2,2,2,2,2)	r		-	-	-	-	L = (SP+HL); H = (SP+HL+1); K = (SP+HL+2); J = (SP+HL+3)
LD JKHL,(SP+n)	FD	EE	----n---				15 (2,2,2,1,2,2,2,2)	r		-	-	-	-	L = (SP+n); H = (SP+n+1); K = (SP+n+2); J = (SP+n+3)
LD JKHL,d	A4	----d---					4 (2,2)	r		-	-	-	-	L = d; H = 0; K = 0; J = 0
LD JKHL,ps	FD	11ps1101					4 (2,2)	r		-	-	-	-	L = ps0; H = ps1; K = ps2; J = 00/FF
LD (BC),A	02						7 (2,2,3)		d	-	-	-	-	(BC) = A

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
LD (DE),A	12						7 (2,2,3)		d	-	-	-	-	(DE) = A
LD (HL),n	36	----n---					7 (2,2,3)		d	-	-	-	-	(HL) = n
LD (HL),r	01110-r-						6 (2,1,3)		d	-	-	-	-	(HL) = r
LD (HL+d),HL	DD	F4	----d---				13 (2,2,2,1,3,3)		d	-	-	-	-	(HL+d) = L; (HL+d+1) = H
LD (IX+d),HL	F4	----d---					11 (2,2,1,3,3)		d	-	-	-	-	(IX+d) = L; (IX+d+1) = H
LD (IX+d),n	DD	36	----d---	----n---			11 (2,2,2,2,3)		d	-	-	-	-	(IX+d) = n
LD (IX+d),r	DD	01110-r-	----d---				10 (2,2,2,1,3)		d	-	-	-	-	(IX+d) = r
LD (IY+d),HL	FD	F4	----d---				13 (2,2,2,1,3,3)		d	-	-	-	-	(IY+d) = L; (IY+d+1) = H
LD (IY+d),n	FD	36	----d---	----n---			11 (2,2,2,2,3)		d	-	-	-	-	(IY+d) = n
LD (IY+d),r	FD	01110-r-	----d---				10 (2,2,2,1,3)		d	-	-	-	-	(IY+d) = r
LD (mn),A	32	----n---	----m---				10 (2,2,2,1,3)		d	-	-	-	-	(mn) = A
LD (mn),HL	22	----n---	----m---				13 (2,2,2,1,3,3)		d	-	-	-	-	(mn) = L; (mn+1) = H
LD (mn),IX	DD	22	----n---	----m---			15 (2,2,2,2,1,3,3)		d	-	-	-	-	(mn) = IXL; (mn+1) = IXH
LD (mn),IY	FD	22	----n---	----m---			15 (2,2,2,2,1,3,3)		d	-	-	-	-	(mn) = IYL; (mn+1) = IYH
LD (mn),ss	ED	01ss0011	----n---	----m---			15 (2,2,2,2,1,3,3)		d	-	-	-	-	(mn) = ssl; (mn+1) = ssh
LD (HL),BCDE	DD	1B					18 (2,2,2,3,3,3,3)			-	-	-	-	(HL) = E; (HL+1) = D; (HL+2) = C; (HL+3) = B
LD (HL),JKHL	FD	1B					18 (2,2,2,3,3,3,3)			-	-	-	-	(HL) = L; (HL+1) = H; (HL+2) = K; (HL+3) = J
LD (IX+d),BCDE	DD	CF	----d---				19 (2,2,2,1,3,3,3,3)			-	-	-	-	(IX+d) = E; (IX+d+1) = D; (IX+d+2) = C; (IX+d+3) = B
LD (IX+d),JKHL	FD	CF	----d---				19 (2,2,2,1,3,3,3,3)			-	-	-	-	(IX+d) = L; (IX+d+1) = H; (IX+d+2) = K; (IX+d+3) = J
LD (IY+d),BCDE	DD	DF	----d---				19 (2,2,2,1,3,3,3,3)			-	-	-	-	(IY+d) = E; (IY+d+1) = D; (IY+d+2) = C; (IY+d+3) = B
LD (IY+d),JKHL	FD	DF	----d---				19 (2,2,2,1,3,3,3,3)			-	-	-	-	(IY+d) = L; (IY+d+1) = H; (IY+d+2) = K; (IY+d+3) = J
LD (mn),BCDE	83	----n---	----m---				19 (2,2,2,1,3,3,3,3)			-	-	-	-	(mn) = E; (mn+1) = D; (mn+2) = C; (mn+3) = B
LD (mn),JK	89	----n---	----m---				13 (2,2,2,1,3,3)		d	-	-	-	-	(mn) = K; (mn+1) = J
LD (mn),JKHL	84	----n---	----m---				19 (2,2,2,1,3,3,3,3)			-	-	-	-	(mn) = L; (mn+1) = H; (mn+2) = K; (mn+3) = J
LD (pd+BC),HL	ED	00pd0111					12 (2,2,2,3,3)			-	-	-	-	(pd+BC) = L; (pd+BC+1) = H
LD (pd+d),A	10pd1110	----d---					8 (2,2,1,3)			-	-	-	-	(pd+d) = A
LD (pd+d),BCDE	DD	00pd1111	----d---				19 (2,2,2,1,3,3,3,3)			-	-	-	-	(pd+d) = E; (pd+d+1) = D; (pd+d+2) = C; (pd+d+3) = B
LD (pd+d),HL	10pd0110	----d---					11 (2,2,1,3,3)			-	-	-	-	(pd+d) = L; (pd+d+1) = H
LD (pd+d),JKHL	FD	00pd1111	----d---				19 (2,2,2,1,3,3,3,3)			-	-	-	-	(pd+d) = L; (pd+d+1) = H; (pd+d+2) = K; (pd+d+3) = J
LD (pd+d),ps	6D	pspd1001	----d---				19 (2,2,2,1,3,3,3,3)			-	-	-	-	(pd+d) = ps0; (pd+d+1) = ps1; (pd+d+2) = ps2; (pd+d+3) = ps3
LD (pd+d),rr	6D	rrpd0001	----d---				13 (2,2,2,1,3,3)			-	-	-	-	(pd+d) = rrl; (pd+d+1) = rrrh
LD (pd+HL),A	10pd1100						7 (2,2,3)			-	-	-	-	(pd+HL) = A
LD (pd+HL),BCDE	DD	00pd1101					18 (2,2,2,3,3,3,3)			-	-	-	-	(pd+HL) = E; (pd+HL+1) = D; (pd+HL+2) = C; (pd+HL+3) = B
LD (pd+HL),JKHL	FD	00pd1101					18 (2,2,2,3,3,3,3)			-	-	-	-	(pd+HL) = L; (pd+HL+1) = H; (pd+HL+2) = K; (pd+HL+3) = J
LD (pd+HL),ps	6D	pspd1011					18 (2,2,2,3,3,3,3)			-	-	-	-	(pd+HL) = ps0; (pd+HL+1) = ps1; (pd+HL+2) = ps2; (pd+HL+3) = ps3

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
LD (pd+HL),rr	6D	rrpd0011					12 (2,2,2,3,3)			-	-	-	-	(pd+HL) = rrl; (pd+HL+1) = rrh
LD (SP+n),HL	D4	----n---					11 (2,2,1,3,3)			-	-	-	-	(SP+n) = L; (SP+n+1) = H
LD (SP+n),IX	DD	D4	----n---				13 (2,2,2,1,3,3)			-	-	-	-	(SP+n) = IXL; (SP+n+1) = IXH
LD (SP+n),IY	FD	D4	----n---				13 (2,2,2,1,3,3)			-	-	-	-	(SP+n) = IYL; (SP+n+1) = IYH
LD dd,(mn)	ED	01dd1011	----n---	----m---			13 (2,2,2,2,1,2,2)	r	s	-	-	-	-	ddl = (mn); ddh = (mn+1)
LD dd',BC	ED	01dd1001					4 (2,2)			-	-	-	-	dd' = BC (dd': 00-BC', 01-DE', 10-HL')
LD dd',DE	ED	01dd0001					4 (2,2)			-	-	-	-	dd' = DE (dd': 00-BC', 01-DE', 10-HL')
LD dd,mn	00dd0001	----n---	----m---				6 (2,2,2)	r		-	-	-	-	dd = mn
LD HL,(mn)	2A	----n---	----m---				11 (2,2,2,1,2,2)	r	s	-	-	-	-	L = (mn); H = (mn+1)
LD HL,(HL+d)	DD	E4	----d---				11 (2,2,2,1,2,2)	r	s	-	-	-	-	L = (HL+d); H = (HL+d+1)
LD HL,(IX+d)	E4	----d---					9 (2,2,1,2,2)	r	s	-	-	-	-	L = (IX+d); H = (IX+d+1)
LD HL,(IY+d)	FD	E4	----d---				11 (2,2,2,1,2,2)	r	s	-	-	-	-	L = (IY+d); H = (IY+d+1)
LD HL,(SP+n)	C4	----n---					9 (2,2,1,2,2)	r		-	-	-	-	L = (SP+n); H = (SP+n+1)
LD HL,IX	DD	7C					4 (2,2)	r		-	-	-	-	HL = IX
LD HL,IY	FD	7C					4 (2,2)	r		-	-	-	-	HL = IY
LD EIR,A	ED	47					4 (2,2)			-	-	-	-	I = A
LD IX,(mn)	DD	2A	----n---	----m---			13 (2,2,2,2,1,2,2)		s	-	-	-	-	IXL = (mn); IXH = (mn+1)
LD IX,(SP+n)	DD	C4	----n---				11 (2,2,2,1,2,2)			-	-	-	-	IXL = (SP+n); IXH = (SP+n+1)
LD IX,HL	DD	7D					4 (2,2)			-	-	-	-	IX = HL
LD IX,mn	DD	21	----n---	----m---			8 (2,2,2,2)			-	-	-	-	IX = mn
LD IY,(mn)	FD	2A	----n---	----m---			13 (2,2,2,2,1,2,2)		s	-	-	-	-	IYL = (mn); IYH = (mn+1)
LD IY,(SP+n)	FD	C4	----n---				11 (2,2,2,1,2,2)			-	-	-	-	IYL = (SP+n); IYH = (SP+n+1)
LD IY,HL	FD	7D					4 (2,2)			-	-	-	-	IY = HL
LD IY,mn	FD	21	----n---	----m---			8 (2,2,2,2)			-	-	-	-	IY = mn
LD pd,(ps+d)	6D	pdps1000	----d---				15 (2,2,2,1,2,2,2,2)			-	-	-	-	pd0 = (ps+d); pd1 = (ps+d+1); pd2 = (ps+d+2); pd3 = (ps+d+3)
LD pd,(ps+HL)	6D	pdps1010					14 (2,2,2,2,2,2,2)			-	-	-	-	pd0 = (ps+HL); pd1 = (ps+HL+1); pd2 = (ps+HL+2); pd3 = (ps+HL+3)
LD pd,(SP+n)	ED	00pd0100	----n---				15 (2,2,2,1,2,2,2,2)			-	-	-	-	pd0 = (SP+n); pd1 = (SP+n+1); pd2 = (SP+n+2); pd3 = (SP+n+3)
LD pd,(HTR+HL)	ED	00pd0001					14 (2,2,2,2,2,2,2)			-	-	-	-	pd0 = (HTR+HL); pd1 = (HTR+HL+1); pd2 = (HTR+HL+2); pd3 = (HTR+HL+3)
LD pd,BCDE	DD	10pd1101					4 (2,2)			-	-	-	-	pd0 = E; pd1 = D; pd2 = C
LD pd,JKHL	FD	10pd1101					4 (2,2)			-	-	-	-	pd0 = L; pd1 = H; pd2 = K
LD pd,klmn	ED	00pd1100	----n---	----m---	----l---	----k---	12 (2,2,2,2,2,2)			-	-	-	-	pd0 = n; pd1 = m; pd2 = l; pd3 = k
LD pd,ps+d	6D	pdps1100	----d---				6 (2,2,2)			-	-	-	-	pd = ps + d
LD pd,ps+HL	6D	pdps1110					4 (2,2)			-	-	-	-	pd = ps + HL
LD rr,(ps+d)	6D	rrps0000	----d---				11 (2,2,2,1,2,2)	r		-	-	-	-	rrl = (ps+d); rrh = (ps+d+1)
LD rr,(ps+HL)	6D	rrps0010					10 (2,2,2,2,2)	r		-	-	-	-	rrl = (ps+HL); rrh = (ps+HL+1)
LD r,(HL)	01-r-110						5 (2,1,2)	r	s	-	-	-	-	r = (HL)
LD r,(IX+d)	DD	01-r-110	----d---				9 (2,2,2,1,2)	r	s	-	-	-	-	r = (IX+d)

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
LD r,(IY+d)	FD	01-r-110	----d---				9 (2,2,2,1,2)	r	s	-	-	-	-	r = (IY+d)
LD IIR,A	ED	4F					4 (2,2)			-	-	-	-	R = A
LD r,n	00-r-110	----n---					4 (2,2)	r		-	-	-	-	r = n
LD r,g	01-r--r'						2	r		-	-	-	-	r = g
LD r,g	7F	01-r--r'					4 (2,2)	r		-	-	-	-	r = g
LD SP,HL	F9						2			-	-	-	-	SP = HL
LD SP,IX	DD	F9					4 (2,2)			-	-	-	-	SP = IX
LD SP,IY	FD	F9					4 (2,2)			-	-	-	-	SP = IY
LD (SP+HL),BCDE	DD	FF					18 (2,2,2,3,3,3,3)			-	-	-	-	(SP+HL) = E; (SP+HL+1) = D; (SP+HL+2) = C; (SP+HL+3) = B
LD (SP+HL),JKHL	FD	FF					18 (2,2,2,3,3,3,3)			-	-	-	-	(SP+HL) = L; (SP+HL+1) = H; (SP+HL+2) = K; (SP+HL+3) = J
LD (SP+n),BCDE	DD	EF	----n---				19 (2,2,2,1,3,3,3,3)			-	-	-	-	(SP+n) = E; (SP+n+1) = D; (SP+n+2) = C; (SP+n+3) = B
LD (SP+n),JKHL	FD	EF	----n---				19 (2,2,2,1,3,3,3,3)			-	-	-	-	(SP+n) = L; (SP+n+1) = H; (SP+n+2) = K; (SP+n+3) = J
LD (SP+n),ps	ED	00ps0101	----n---				19 (2,2,2,1,3,3,3,3)			-	-	-	-	(SP+n) = ps0; (SP+n+1) = ps1; (SP+n+2) = ps2; (SP+n+3) = ps3
LD XPC,A	ED	67					4 (2,2)			-	-	-	-	XPCl = A; XPCh = 0
LD LXPC,HL	97						2			-	-	-	-	XPCl = L; XPCh = H
LDD	ED	A8					10 (2,2,1,2,3)		d	-	-	*	-	(DE) = (HL); BC = BC-1; DE = DE-1; HL = HL-1
LDDR	ED	B8					6+7i (2,2,1,(2,3,2)i,1)		d	-	-	*	-	(DE) = (HL); BC = BC-1; DE = DE-1; HL = HL-1; repeat while {BC != 0}
LDDSR	ED	98					6+7i (2,2,1,(2,3,2)i,1)		d	-	-	*	-	(DE) = (HL); BC = BC-1; HL = HL-1; repeat while {BC != 0}
LDF (Imn),A	8A	----n---	----m---	----l---			12 (2,2,2,2,1,3)			-	-	-	-	(Imn) = A
LDF (Imn),BCDE	DD	0B	----n---	----m---	----l---		23 (2,2,2,2,2,1,3,3,3,3)			-	-	-	-	(Imn) = E; (Imn+1) = D; (Imn+2) = C; (Imn+3) = B
LDF (Imn),HL	82	----n---	----m---	----l---			15 (2,2,2,2,1,3,3)			-	-	-	-	(Imn) = L; (Imn+1) = H
LDF (Imn),JKHL	FD	0B	----n---	----m---	----l---		23 (2,2,2,2,2,1,3,3,3,3)			-	-	-	-	(Imn) = L; (Imn+1) = H; (Imn+2) = K; (Imn+3) = J
LDF (Imn),ps	ED	00ps1001	----n---	----m---	----l---		23 (2,2,2,2,2,1,3,3,3,3)			-	-	-	-	(Imn) = ps0; (Imn+1) = ps1; (Imn+2) = ps2; (Imn+3) = ps3
LDF (Imn),rr	ED	00rr1011	----n---	----m---	----l---		17 (2,2,2,2,2,1,3,3)			-	-	-	-	(Imn) = rrl; (Imn+1) = rrh
LDF A,(Imn)	9A	----n---	----m---	----l---			11 (2,2,2,2,1,2)	r		-	-	-	-	A = (Imn)
LDF BCDE,(Imn)	DD	0A	----n---	----m---	----l---		19 (2,2,2,2,2,1,2,2,2,2)			-	-	-	-	E = (Imn); D = (Imn+1); C = (Imn+2); B = (Imn+3)
LDF HL,(Imn)	92	----n---	----m---	----l---			13 (2,2,2,2,1,2,2)	r		-	-	-	-	L = (Imn); H = (Imn+1)
LDF JKHL,(Imn)	FD	0A	----n---	----m---	----l---		19 (2,2,2,2,2,1,2,2,2,2)	r		-	-	-	-	L = (Imn); H = (Imn+1); K = (Imn+2); J = (Imn+3)
LDF pd,(Imn)	ED	00pd1000	----n---	----m---	----l---		19 (2,2,2,2,2,1,2,2,2,2)	r		-	-	-	-	pd0 = (Imn); pd1 = (Imn+1); pd2 = (Imn+2); pd3 = (Imn+3)
LDF rr,(Imn)	ED	00rr1010	----n---	----m---	----l---		15 (2,2,2,2,2,1,2,2)	r		-	-	-	-	rrl = (Imn); rrh = (Imn+1)
LDI	ED	A0					10 (2,2,1,2,3)		d	-	-	*	-	(DE) = (HL); BC = BC-1; DE = DE+1; HL = HL+1

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
LDIR	ED	B0					6+7i (2,2,1,(2,3,2)i,1)		d	-	-	*	-	(DE) = (HL); BC = BC-1; DE = DE+1; HL = HL+1; repeat while {BC != 0}
LDISR	ED	90					6+7i (2,2,1,(2,3,2)i,1)		d	-	-	*	-	(DE) = (HL); BC = BC-1; HL = HL+1; repeat while {BC != 0}
LDL pd,DE	DD	10pd1111					4 (2,2)	r		-	-	-	-	pd = {FFFF,DE}
LDL pd,HL	FD	10pd1111					4 (2,2)	r		-	-	-	-	pd = {FFFF,HL}
LDL pd,IX	DD	10pd1100					4 (2,2)	r		-	-	-	-	pd = {FFFF,IX}
LDL pd,IY	FD	10pd1100					4 (2,2)	r		-	-	-	-	pd = {FFFF,IY}
LDL pd,mn	ED	00pd1101	n	m			8 (2,2,2,2)	r		-	-	-	-	pd = {FFFF,mn}
LDL pd,(SP+n)	ED	00pd0011	n				11 (2,2,2,1,2,2)	r		-	-	-	-	pd0 = (SP+n); pd1 = (SP+d+1); pd2=FF; pd3=FF
LDP (HL),HL	ED	64					12 (2,2,2,3,3)			-	-	-	-	(HL) = L; (HL+1) = H. (Addr[19:16] = A[3:0])
LDP (IX),HL	DD	64					12 (2,2,2,3,3)			-	-	-	-	(IX) = L; (IX+1) = H. (Addr[19:16] = A[3:0])
LDP (IY),HL	FD	64					12 (2,2,2,3,3)			-	-	-	-	(IY) = L; (IY+1) = H. (Addr[19:16] = A[3:0])
LDP (mn),HL	ED	65	----n---	----m---			15 (2,2,2,2,1,3,3)			-	-	-	-	(mn) = L; (mn+1) = H. (Addr[19:16] = A[3:0])
LDP (mn),IX	DD	65	----n---	----m---			15 (2,2,2,2,1,3,3)			-	-	-	-	(mn) = IXL; (mn+1) = IXLH. (Addr[19:16] = A[3:0])
LDP (mn),IY	FD	65	----n---	----m---			15 (2,2,2,2,1,3,3)			-	-	-	-	(mn) = IYL; (mn+1) = IYH. (Addr[19:16] = A[3:0])
LDP HL,(HL)	ED	6C					10 (2,2,2,2,2)			-	-	-	-	L = (HL); H = (HL+1). (Addr[19:16] = A[3:0])
LDP HL,(IX)	DD	6C					10 (2,2,2,2,2)			-	-	-	-	L = (IX); H = (IX+1). (Addr[19:16] = A[3:0])
LDP HL,(IY)	FD	6C					10 (2,2,2,2,2)			-	-	-	-	L = (IY); H = (IY+1). (Addr[19:16] = A[3:0])
LDP HL,(mn)	ED	6D	----n---	----m---			13 (2,2,2,2,1,2,2)			-	-	-	-	L = (mn); H = (mn+1). (Addr[19:16] = A[3:0])
LDP IX,(mn)	DD	6D	----n---	----m---			13 (2,2,2,2,1,2,2)			-	-	-	-	IXL = (mn); IXLH = (mn+1). (Addr[19:16] = A[3:0])
LDP IY,(mn)	FD	6D	----n---	----m---			13 (2,2,2,2,1,2,2)			-	-	-	-	IYL = (mn); IYH = (mn+1). (Addr[19:16] = A[3:0])
LJP xpc,mn	C7	----n---	----m---	--xpc--			10 (2,2,2,2,2)			-	-	-	-	XPCI = xpc; XPCh = 0; PC = mn
LLCALL lxpc,mn	8F	----n---	----m---	---xpl---	---xph---		24 (2,2,2,2,2,1,3,3,3,1)			-	-	-	-	(SP-1) = XPCh; (SP-2) = XPCI; (SP-3) = PCH; (SP-4) = PCL; XPCI = xpl; XPCh = xph; PC = mn; SP = SP-4
LLJP cc,lxpc,mn	ED	110cc010	----n---	----m---	---xpl--	---xph--	14 (2,2,2,2,2,2,2)			-	-	-	-	if {cc} XPCI = xpl; XPCh = xph; PC = mn
LLJP cx,lxpc,mn	ED	101cx010	----n---	----m---	---xpl--	---xph--	14 (2,2,2,2,2,2,2)			-	-	-	-	if {cx} XPCI = xpl; XPCh = xph; PC = mn
LLJP lxpc,mn	87	----n---	----m---	---xpl---	---xph---		12 (2,2,2,2,2,2)			-	-	-	-	XPCI = xpl; XPCh = xph; PC = mn
LLRET	ED	8B					14 (2,2,2,2,2,2,2)			-	-	-	-	PCL = (SP); PCH = (SP+1); XPCI = (SP+2); XPCh = (SP+4); SP = SP+4
LRET	ED	45					13 (2,2,1,2,2,2,2)			-	-	-	-	PCL = (SP); PCH = (SP+1); XPCI = (SP+2); XPCh = 0; SP = SP+3
LSDDR	ED	D8					6+7i (2,2,1,(2,3,2)i,1)		s	-	-	*	-	(DE) = (HL); BC = BC-1; DE = DE-1; repeat while {BC != 0}
LSDR	ED	F8					6+7i (2,2,1,(2,3,2)i,1)		s	-	-	*	-	(DE) = (HL); BC = BC-1; DE = DE-1; HL = HL-1; repeat while {BC != 0}
LSIDR	ED	D0					6+7i (2,2,1,(2,3,2)i,1)		s	-	-	*	-	(DE) = (HL); BC = BC-1; DE = DE+1; repeat while {BC != 0}
LSIR	ED	F0					6+7i (2,2,1,(2,3,2)i,1)		s	-	-	*	-	(DE) = (HL); BC = BC-1; DE = DE+1; HL = HL+1; repeat while {BC != 0}
MUL	F7						12 (2,10)			-	-	-	-	HL:BC = BC * DE

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
MULU	A7						12 (2,10)			-	-	-	-	HL:BC = BC * DE (unsigned)
NEG	ED	44					4 (2,2)	fr		*	*	V	*	A = 0 - A
NEG BCDE	DD	4D					4 (2,2)			*	*	V	*	BCDE = 0 - BCDE
NEG HL	4D						2	fr		*	*	V	*	HL = 0 - HL
NEG JKHL	FD	4D					4 (2,2)			*	*	V	*	JKHL = 0 - JKHL
NOP	00						2			-	-	-	-	No operation
OR (HL)	B6						5 (2,1,2)	fr	s	*	*	P	0	A = A (HL)
OR (HL)	7F	B6					7 (2,2,1,2)	fr	s	*	*	P	0	A = A (HL)
OR (IX+d)	DD	B6	----d---				9 (2,2,2,1,2)	fr	s	*	*	P	0	A = A (IX+d)
OR (IY+d)	FD	B6	----d---				9 (2,2,2,1,2)	fr	s	*	*	P	0	A = A (IY+d)
OR HL,DE	EC						2	fr		*	*	P	0	HL = HL DE
OR IX,DE	DD	EC					4 (2,2)			*	*	P	0	IX = IX DE
OR IY,DE	FD	EC					4 (2,2)			*	*	P	0	IY = IY DE
OR JKHL,BCDE	ED	F6					4 (2,2)	fr		*	*	P	0	JKHL = JKHL BCDE
OR n	F6	----n---					4 (2,2)	fr		*	*	P	0	A = A n
OR r	10110-r-						2	fr		*	*	P	0	A = A r
OR A	B7						2	fr		*	*	P	0	A = A A
OR r	7F	10110-r-					4 (2,2)	fr		*	*	P	0	A = A r
POP IP	ED	7E					7 (2,2,1,2)			-	-	-	-	IP = (SP); SP = SP+1
POP IX	DD	E1					9 (2,2,1,2,2)			-	-	-	-	IXL = (SP); IXH = (SP+1); SP = SP+2
POP IY	FD	E1					9 (2,2,1,2,2)			-	-	-	-	IYL = (SP); IYH = (SP+1); SP = SP+2
POP BCDE	DD	F1					13 (2,2,1,2,2,2,2)	r		-	-	-	-	E = (SP); D = (SP+1); C = (SP+2); B = (SP+3); SP = SP+4
POP JKHL	FD	F1					13 (2,2,1,2,2,2,2)	r		-	-	-	-	L = (SP); H = (SP+1); K = (SP+2); J = (SP+3); SP = SP+4
POP SU	ED	6E					7 (2,2,1,2)			-	-	-	-	SU = (SP); SP = SP+1
POP zz	11zz0001						7 (2,1,2,2)	r		-	-	-	-	zzl = (SP); zzh = (SP+1); SP = SP+2
POP pd	ED	11pd0001					13 (2,2,1,2,2,2,2)	r		-	-	-	-	pd0 = (SP); pd1 = (SP+1); pd2 = (SP+2); pd3 = (SP+3); SP = SP+4
PUSH IP	ED	76					9 (2,2,2,3)			-	-	-	-	(SP-1) = IP; SP = SP-1
PUSH IX	DD	E5					12 (2,2,2,3,3)			-	-	-	-	(SP-1) = IXH; (SP-2) = IXL; SP = SP-2
PUSH IY	FD	E5					12 (2,2,2,3,3)			-	-	-	-	(SP-1) = IYH; (SP-2) = IYL; SP = SP-2
PUSH BCDE	DD	F5					18 (2,2,2,3,3,3,3)			-	-	-	-	(SP-1) = B; (SP-2) = C; (SP-3) = D; (SP-4) = E; SP = SP-4
PUSH JKHL	FD	F5					18 (2,2,2,3,3,3,3)			-	-	-	-	(SP-1) = J; (SP-2) = K; (SP-3) = H; (SP-4) = L; SP = SP-4
PUSH mn	ED	A5	----n---	----m---			15 (2,2,2,2,1,3,3)			-	-	-	-	(SP-1) = m; (SP-2) = n; SP = SP - 2
PUSH ps	ED	11ps0101					18 (2,2,2,3,3,3,3)			-	-	-	-	(SP-1) = ps3; (SP-2) = ps2; (SP-3) = ps1; (SP-4) = ps0; SP = SP-4
PUSH SU	ED	66					9 (2,2,2,3)			-	-	-	-	(SP-1) = SU; SP = SP-1
PUSH zz	11zz0101						10 (2,2,3,3)			-	-	-	-	(SP-1) = zzh; (SP-2) = zzl; SP = SP-2
RDMODE	ED	7F					4 (2,2)			-	-	-	*	CF = SU[0]
RES b,(HL)	CB	10-b-110					10 (2,2,1,2,3)		d	-	-	-	-	(HL) = (HL) & ~bit

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
RES b,(IX+d)	DD	CB	----d---	10-b-110			13 (2,2,2,2,2,3)		d	-	-	-	-	(IX+d) = (IX+d) & ~bit
RES b,(IY+d)	FD	CB	----d---	10-b-110			13 (2,2,2,2,2,3)		d	-	-	-	-	(IY+d) = (IY+d) & ~bit
RES b,r	CB	10-b--r-					4 (2,2)	r		-	-	-	-	r = r & ~bit
RET	C9						8 (2,1,2,2,1)			-	-	-	-	PCL = (SP); PCH = (SP+1); SP = SP+2
RET f	11-f-000						2 8 (2,1,2,2,1)			-	-	-	-	if {f} PCL = (SP); PCH = (SP+1); SP = SP+2
RETI	ED	4D					12 (2,2,1,2,2,2,1)			-	-	-	-	IP = (SP); PCL = (SP+1); PCH = (SP+2); SP = SP+3
RL (HL)	CB	16					10 (2,2,1,2,3)	f	b	*	*	P	*	{CF,(HL)} = {(HL),(CF)}
RL (IX+d)	DD	CB	----d---	16			13 (2,2,2,2,2,3)	f	b	*	*	P	*	{CF,(IX+d)} = {(IX+d),(CF)}
RL (IY+d)	FD	CB	----d---	16			13 (2,2,2,2,2,3)	f	b	*	*	P	*	{CF,(IY+d)} = {(IY+d),(CF)}
RL DE	F3						2	fr		*	*	P	*	{CF,DE} = {DE,CF}
RL r	CB	00010-r-					4 (2,2)	fr		*	*	P	*	{CF,r} = {r,CF}
RL bb,BCDE	DD	011010bb					4 (2,2)	fr		*	*	P	*	{CF,BCDE} = {BCDE,CF}; bb=bb-1; repeat while bb!=0
RL bb,JKHL	FD	011010bb					4 (2,2)	fr		*	*	P	*	{CF,JKHL} = {JKHL,CF}; bb=bb-1; repeat while bb!=0
RL BC	62						2	fr		*	*	P	*	{CF,BC} = {BC,CF}
RL HL	42						2	fr		*	*	P	*	{CF,HL} = {HL,CF}
RLA	17						2	fr		-	-	-	*	{CF,A} = {A,CF}
RLB A,BCDE	DD	6F					4 (2,2)			-	-	-	-	{A, BCDE} = {BCDE, A}
RLB A,JKHL	FD	6F					4 (2,2)			-	-	-	-	{A, JKHL} = {JKHL, A}
RLC (HL)	CB	06					10 (2,2,1,2,3)	f	b	*	*	P	*	(HL) = {(HL)[6,0],(HL)[7]}; CF = (HL)[7]
RLC (IX+d)	DD	CB	----d---	06			13 (2,2,2,2,2,3)	f	b	*	*	P	*	(IX+d) = {(IX+d)[6,0],(IX+d)[7]}; CF = (IX+d)[7]
RLC (IY+d)	FD	CB	----d---	06			13 (2,2,2,2,2,3)	f	b	*	*	P	*	(IY+d) = {(IY+d)[6,0],(IY+d)[7]}; CF = (IY+d)[7]
RLC r	CB	00000-r-					4 (2,2)	fr		*	*	P	*	r = {r[6,0],r[7]}; CF = r[7]
RLC 8,BCDE	DD	4F					4 (2,2)			-	-	-	-	BCDE = {CDE, B}
RLC 8,JKHL	FD	4F					4 (2,2)			-	-	-	-	JKHL = {KHL, J}
RLC bb,BCDE	DD	010010bb					4 (2,2)	fr		*	*	P	*	BCDE = {BCDE[30,0],B[7]}; CF = B[7]; bb=bb-1; repeat while bb!=0
RLC bb,JKHL	FD	010010bb					4 (2,2)	fr		*	*	P	*	JKHL = {JKHL[30,0],J[7]}; CF = J[7]; bb=bb-1; repeat while bb!=0
RLC BC	60						2	fr		*	*	P	*	BC = {BC[14,0],B[7]}; CF = B[7]
RLC DE	50						2	fr		*	*	P	*	DE = {DE[14,0],D[7]}; CF = D[7]
RLCA	07						2	fr		-	-	-	*	A = {A[6,0],A[7]}; CF = A[7]
RR (HL)	CB	1E					10 (2,2,1,2,3)	f	b	*	*	P	*	{{(HL),(CF)} = {CF,(HL)}}
RR (IX+d)	DD	CB	----d---	1E			13 (2,2,2,2,2,3)	f	b	*	*	P	*	{{(IX+d),(CF)} = {CF,(IX+d)}}
RR (IY+d)	FD	CB	----d---	1E			13 (2,2,2,2,2,3)	f	b	*	*	P	*	{{(IY+d),(CF)} = {CF,(IY+d)}}
RR BC	63						2	f		*	*	P	*	{BC,CF} = {CF,BC}
RR DE	FB						2	f		*	*	P	*	{DE,CF} = {CF,DE}
RR HL	FC						2	f		*	*	P	*	{HL,CF} = {CF,HL}
RR IX	DD	FC					4 (2,2)	f		*	*	P	*	{IX,CF} = {CF,IX}

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
RR IY	FD	FC					4 (2,2)	f		*	*	P	*	{IY,CF} = {CF,IY}
RR r	CB	00011-r-					4 (2,2)	fr		*	*	P	*	{r,CF} = {CF,r}
RR bb,BCDE	DD	011110bb					4 (2,2)	fr		*	*	P	*	{BCDE,CF} = {CF,BCDE}; bb=bb-1; repeat while bbl=0
RR bb,JKHL	FD	011110bb					4 (2,2)	fr		*	*	P	*	{JKHL,CF} = {CF,JKHL}; bb=bb-1; repeat while bbl=0
RRA	1F						2	fr		-	-	-	*	{A,CF} = {CF,A}
RRB A,BCDE	DD	7F					4 (2,2)			-	-	-	-	{A, BCDE} = {E, A, BCD}
RRB A,JKHL	FD	7F					4 (2,2)			-	-	-	-	{A, JKHL} = {L, A, JKH}
RRC (HL)	CB	0E					10 (2,2,1,2,3)	f	b	*	*	P	*	(HL) = {(HL)[0],(HL)[7,1]}; CF = (HL)[0]
RRC (IX+d)	DD	CB	----d---	0E			13 (2,2,2,2,2,3)	f	b	*	*	P	*	(IX+d) = {(IX+d)[0],(IX+d)[7,1]}; CF = (IX+d)[0]
RRC (IY+d)	FD	CB	----d---	0E			13 (2,2,2,2,2,3)	f	b	*	*	P	*	(IY+d) = {(IY+d)[0],(IY+d)[7,1]}; CF = (IY+d)[0]
RRC r	CB	00001-r-					4 (2,2)	fr		*	*	P	*	r = {r[0],r[7,1]}; CF = r[0]
RRC 8,BCDE	DD	5F					4 (2,2)			-	-	-	-	BCDE = {E, BCD}
RRC 8,JKHL	FD	5F					4 (2,2)			-	-	-	-	JKHL = {L, JKH}
RRC bb,BCDE	DD	010110bb					4 (2,2)	fr		*	*	P	*	BCDE = {B[7],BCDE[31,1]}; CF = E[0]; bb=bb-1; repeat while bbl=0
RRC bb,JKHL	FD	010110bb					4 (2,2)	fr		*	*	P	*	JKHL = {J[7],JKHL[31,1]}; CF = L[0]; bb=bb-1; repeat while bbl=0
RRC BC	61						2	fr		*	*	P	*	BC = {B[0],BC[15,1]}; CF = C[0]
RRC DE	51						2	fr		*	*	P	*	DE = {D[0],DE[15,1]}; CF = E[0]
RRCA	0F						2	fr		-	-	-	*	A = {A[0],A[7,1]}; CF = A[0]
RST v	11-v-111						10 (2,2,3,3)			-	-	-	-	(SP-1) = PCH; (SP-2) = PCL; SP = SP - 2; PC = {R, 0, v, 0000}
SBC A,(HL)	9E						5 (2,1,2)	fr	s	*	*	V	*	A = A - (HL) - CF
SBC A,(HL)	7F	9E					7 (2,2,1,2)	fr	s	*	*	V	*	A = A - (HL) - CF
SBC A,n	DE	----n---					4 (2,2)	fr		*	*	V	*	A = A - n - CF
SBC A,r	10011-r-						2	fr		*	*	V	*	A = A - r - CF
SBC A,r	7F	10011-r-					4 (2,2)	fr		*	*	V	*	A = A - r - CF
SBC HL,ss	ED	01ss0010					4 (2,2)	fr		*	*	V	*	HL = HL - ss - CF
SBC (IX+d)	DD	9E	----d---				9 (2,2,2,1,2)	fr	s	*	*	V	*	A = A - (IX+d) - CF
SBC (IY+d)	FD	9E	----d---				9 (2,2,2,1,2)	fr	s	*	*	V	*	A = A - (IY+d) - CF
SBOX A	ED	02					4 (2,2)	r		-	-	-	-	A = sbox(A)
SCF	37						2	f		-	-	-	1	CF = 1
SET b,(HL)	CB	11-b-110					10 (2,2,1,2,3)		b	-	-	-	-	(HL) = (HL) bit
SET b,(IX+d)	DD	CB	----d---	11-b-110			13 (2,2,2,2,2,3)		b	-	-	-	-	(IX+d) = (IX+d) bit
SET b,(IY+d)	FD	CB	----d---	11-b-110			13 (2,2,2,2,2,3)		b	-	-	-	-	(IY+d) = (IY+d) bit
SET b,r	CB	11-b--r-					4 (2,2)	r		-	-	-	-	r = r bit
SETSYSP mn	ED	B1	n	m			12 (2,2,2,2,2,2)			-	-	-	-	SU={SU[1:0],SU[7:2]}; tmpl = (SP); tmph = (SP+1); SP = SP+2; if {tmpl != mn} System Violation
SETUSR	ED	6F					4 (2,2)			-	-	-	-	SU = {SU[5:0], 01}

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
SETUSRP mn	ED	BF	n	m			15 (2,2,2,2,1,3,3)			-	-	-	-	SU = {SU[7:2], 01}; (SP - 1) = m; (SP - 2) = n; SP = SP - 2
SLA (HL)	CB	26					10 (2,2,1,2,3)	f	b	*	*	P	*	(HL) = ((HL)[6,0],0); CF = (HL)[7]
SLA (IX+d)	DD	CB	----d---	26			13 (2,2,2,2,2,3)	f	b	*	*	P	*	(IX+d) = {(IX+d)[6,0],0}; CF = (IX+d)[7]
SLA (IY+d)	FD	CB	----d---	26			13 (2,2,2,2,2,3)	f	b	*	*	P	*	(IY+d) = {(IY+d)[6,0],0}; CF = (IY+d)[7]
SLA r	CB	00100-r-					4 (2,2)	fr		*	*	P	*	r = {r[6,0],0}; CF = r[7]
SLA bb,BCDE	DD	100010bb					4 (2,2)	fr		*	*	P	*	BCDE = {BCDE[30,0],0}; CF = B[7]; bb=bb-1; repeat while bb!=0
SLA bb,JKHL	FD	100010bb					4 (2,2)	fr		*	*	P	*	JKHL = {JKHL[30,0],0}; CF = J[7]; bb=bb-1; repeat while bb!=0
SLL bb,BCDE	DD	101010bb					4 (2,2)	fr		*	*	P	*	BCDE = {BCDE[30,0],0}; CF = B[7]; bb=bb-1; repeat while bb!=0
SLL bb,JKHL	FD	101010bb					4 (2,2)	fr		*	*	P	*	JKHL = {JKHL[30,0],0}; CF = J[7]; bb=bb-1; repeat while bb!=0
SRA (HL)	CB	2E					10 (2,2,1,2,3)	f	b	*	*	P	*	(HL) = {(HL)[7],(HL)[7,1]}; CF = (HL)[0]
SRA (IX+d)	DD	CB	----d---	2E			13 (2,2,2,2,2,3)	f	b	*	*	P	*	(IX+d) = {(IX+d)[7],(IX+d)[7,1]}; CF = (IX+d)[0]
SRA (IY+d)	FD	CB	----d---	2E			13 (2,2,2,2,2,3)	f	b	*	*	P	*	(IY+d) = {(IY+d)[7],(IY+d)[7,1]}; CF = (IY+d)[0]
SRA r	CB	00101-r-					4 (2,2)	fr		*	*	P	*	r = {r[7],r[7,1]}; CF = r[0]
SRA bb,BCDE	DD	100110bb					4 (2,2)	fr		*	*	P	*	BCDE = {B[7],BCDE[31,1]}; CF = E[0]; bb=bb-1; repeat while bb!=0
SRA bb,JKHL	FD	100110bb					4 (2,2)	fr		*	*	P	*	JKHL = {J[7],JKHL[31,1]}; CF = L[0]; bb=bb-1; repeat while bb!=0
SYSRET	ED	83					12 (2,2,1,2,2,2,1)			-	-	-	-	SU = (SP); PCI = (SP+1); PCh = (SP+2); SP = SP+3
SRL bb,BCDE	DD	101110bb					4 (2,2)	fr		*	*	P	*	BCDE = {0,BCDE[31,1]}; CF = E[0]; bb=bb-1; repeat while bb!=0
SRL bb,JKHL	FD	101110bb					4 (2,2)	fr		*	*	P	*	JKHL = {0,JKHL[31,1]}; CF = L[0]; bb=bb-1; repeat while bb!=0
SRL (HL)	CB	3E					10 (2,2,1,2,3)	f	b	*	*	P	*	(HL) = {0,(HL)[7,1]}; CF = (HL)[0]
SRL (IX+d)	DD	CB	----d---	3E			13 (2,2,2,2,2,3)	f	b	*	*	P	*	(IX+d) = {0,(IX+d)[7,1]}; CF = (IX+d)[0]
SRL (IY+d)	FD	CB	----d---	3E			13 (2,2,2,2,2,3)	f	b	*	*	P	*	(IY+d) = {0,(IY+d)[7,1]}; CF = (IY+d)[0]
SRL r	CB	00111-r-					4 (2,2)	fr		*	*	P	*	r = {0,r[7,1]}; CF = r[0]
SUB (HL)	96						5 (2,1,2)	fr	s	*	*	V	*	A = A - (HL)
SUB (HL)	7F	96					7 (2,2,1,2)	fr	s	*	*	V	*	A = A - (HL)
SUB (IX+d)	DD	96	----d---				9 (2,2,2,1,2)	fr	s	*	*	V	*	A = A - (IX+d)
SUB (IY+d)	FD	96	----d---				9 (2,2,2,1,2)	fr	s	*	*	V	*	A = A - (IY+d)
SUB HL,DE	55						2	fr		-	-	-	*	HL = HL - DE
SUB HL,JK	45						2	fr		-	-	-	*	HL = HL - JK
SUB JKHL,BCDE	ED	D6					4 (2,2)	fr		-	-	-	*	JKHL = JKHL - BCDE
SUB n	D6	----n---					4 (2,2)	fr		*	*	V	*	A = A - n
SUB r	10010-r-						2	fr		*	*	V	*	A = A - r
SUB r	7F	10010-r-					4 (2,2)	fr		*	*	V	*	A = A - r
SURES	ED	7D					4 (2,2)			-	-	-	-	SU = {SU[1:0], SU[7:2]}
SYSCALL	ED	75					10 (2,2,3,3)			-	-	-	-	(SP-1) = PCH; (SP-2) = PCL; SP = SP - 2; PC = {R, 01100000}
TEST BC	ED	4C					4 (2,2)	f		*	*	P	0	BC 0

Instruction	Opcode byte 1	Opcode byte 2	Opcode byte 3	Opcode byte 4	Opcode byte 5	Opcode byte 6	Clock cycles	AD	IO	S	Z	PV	C	Operation
TEST BCDE	DD	5C					4 (2,2)	f		*	*	P	0	BCDE 0
TEST HL	4C						2	f		*	*	P	0	HL 0
TEST IX	DD	4C					4 (2,2)	f		*	*	P	0	IX 0
TEST IY	FD	4C					4 (2,2)	f		*	*	P	0	IY 0
TEST JKHL	FD	5C					4 (2,2)	f		*	*	P	0	JKHL 0
UMA	ED	C0					8+8i (2,2,2,(2,2,3,1)i,2)		-	-	-	-	*	{CF:DE:(HL)} = (IX) + [(IY) * DE + DE' + CF]; BC = BC-1; IX = IX+1; IY = IY+1; HL = HL+1; repeat while BC !=0
UMS	ED	C8					8+8i (2,2,2,(2,2,3,1)i,2)		-	-	-	-	*	{CF:DE:(HL)} = (IX) - [(IY) * DE + DE' + CF]; BC = BC-1; IX = IX+1; IY = IY+1; HL = HL+1; repeat while BC !=0
XOR (HL)	AE						5 (2,1,2)	fr	s	*	*	P	0	A = [A & ~(HL)] [~A & (HL)]
XOR (HL)	7F	AE					7 (2,2,1,2)	fr	s	*	*	P	0	A = [A & ~(HL)] [~A & (HL)]
XOR HL,DE	54						2	fr		*	*	P	0	HL = HL ^ DE
XOR (IX+d)	DD	AE	----d---				9 (2,2,2,1,2)	fr	s	*	*	P	0	A = [A & ~(IX+d)] [~A & (IX+d)]
XOR (IY+d)	FD	AE	----d---				9 (2,2,2,1,2)	fr	s	*	*	P	0	A = [A & ~(IY+d)] [~A & (IY+d)]
XOR JKHL,BCDE	ED	EE					4 (2,2)	fr		*	*	P	0	JKHL = JKHL ^ BCDE
XOR n	EE	----n---					4 (2,2)	fr		*	*	P	0	A = [A & ~n] [~A & n]
XOR r	10101-r-						2	fr		*	*	P	0	A = [A & ~r] [~A & r]
XOR r	7F	10101-r-					4 (2,2)	fr		*	*	P	0	A = [A & ~r] [~A & r]

Chapter 5. Opcode Map

This chapter lets you look up an instruction mnemonic by its opcode. There are two main pages, one for Rabbit 2000 and 3000 processors and one for the Rabbit 4000. The main pages are followed by the prefix pages: ED, DD, FD, CB, DD-CB, FD-CB, 6D and 7F. Below are links to the various pages.

“Main Page, Rabbit 3000 Mode”	This is the main page for the Rabbit 2000 and Rabbit 3000. It is also the main page for the Rabbit 4000 when it is in Rabbit 3000 compatibility mode.
“Main Page, Rabbit 4000 Mode”	This is the main page is for the Rabbit 4000; Rabbit 2000 and 3000 opcodes are not included.
“ED Page”	
“DD Page”	
“FD Page”	
“CB Page”	
“DD-CB Page”	
“FD-CB Page”	
“6D Page”	
“7F Page, Rabbit 4000 Mode”	

Main Page, Rabbit 3000 Mode

LSB MSB\	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP	LD BC, mn	LD (BC) , A	INC BC	INC B	DEC B	LD B, n	RLCA	EX AF, AF'	ADD HL, BC	LD A, (BC)	DEC BC	INC C	DEC C	LD C, n	RRCA
1	DJNZ label	LD DE, mn	LD (DE) , A	INC DE	INC D	DEC D	LD D, n	RLA	JR label	ADD HL, DE	LD A, (DE)	DEC DE	INC E	DEC E	LD E, n	RRA
2	JR NZ, label	LD HL, mn	LD (mn) , H L	INC HL	INC H	DEC H	LD H, n	ADD SP, d	JR Z, label	ADD HL, HL	LD HL, (mn)	DEC HL	INC L	DEC L	LD L, n	CPL
3	JR NC, label	LD SP, mn	LD (mn) , A	INC SP	INC (HL)	DEC (HL)	LD (HL) , n	SCF	JR C, label	ADD HL, SP	LD A, (mn)	DEC SP	INC A	DEC A	LD A, n	CCF
4	LD B, B	LD B, C	LD B, D	LD B, E	LD B, H	LD B, L	LD B, (HL)	LD B, A	LD C, B	LD C, C	LD C, D	LD C, E	LD C, H	LD C, L	LD C, (HL)	LD C, A
5	LD D, B	LD D, C	LD D, D	LD D, E	LD D, H	LD D, L	LD D, (HL)	LD D, A	LD E, B	LD E, C	LD E, D	LD E, E	LD E, H	LD E, L	LD E, (HL)	LD E, A
6	LD H, B	LD H, C	LD H, D	LD H, E	LD H, H	LD H, L	LD H, (HL)	LD H, A	LD L, B	LD L, C	LD L, D	LD L, E	LD L, H	LD L, L	LD L, (HL)	LD L, A
7	LD (HL) , B	LD (HL) , C	LD (HL) , D	LD (HL) , E	LD (HL) , H	LD (HL) , L	ALTD	LD (HL) , A	LD A, B	LD A, C	LD A, D	LD A, E	LD A, H	LD A, L	LD A, (HL)	LD A, A
8	ADD A, B	ADD A, C	ADD A, D	ADD A, E	ADD A, H	ADD A, L	ADD A, (HL)	ADD A, A	ADC A, B	ADC A, C	ADC A, D	ADC A, E	ADC A, H	ADC A, L	ADC A, (HL)	ADC A, A
9	SUB B	SUB C	SUB D	SUB E	SUB H	SUB L	SUB (HL)	SUB A	SBC A, B	SBC A, C	SBC A, D	SBC A, E	SBC A, H	SBC A, L	SBC A, (HL)	SBC A, A
A	AND B	AND C	AND D	AND E	AND H	AND L	AND (HL)	AND A	XOR B	XOR C	XOR D	XOR E	XOR H	XOR L	XOR (HL)	XOR A
B	OR B	OR C	OR D	OR E	OR H	OR L	OR (HL)	OR A	CP B	CP C	CP D	CP E	CP H	CP L	CP (HL)	CP A
C	RET NZ	POP BC	JP NZ, mn	JP mn	LD HL, (SP+n)	PUSH BC	ADD A, n	LJP lmn	RET Z	RET	JP Z, mn	PAGE CB	BOOL HL	CALL nn	ADC A, n	LCALL lmn
D	RET NC	POP DE	JP NC, mn	IOIP	LD (SP+n) , HL	PUSH DE	SUB n	RST 10	RET C	EXX	JP C, mn	IOEP	AND HL, DE	PAGE DD	SBC A, n	RST 18
E	RET PO	POP HL	JP PO, mn	EX DE' , HL	LD HL, (IX+d)	PUSH HL	AND n	RST 20	RET PE	JP (HL)	JP PE, mn	EX DE, HL	OR HL, DE	PAGE ED	XOR n	RST 28
F	RET P	POP AF	JP P, mn	RL DE	LD (IX+d) , HL	PUSH AF	OR n	MUL	RET M	LD SP, HL	JP M, mn	RR DE	RR HL	PAGE FD	CP n	RST 38

Main Page, Rabbit 4000 Mode

LSB MSB\	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP	LD BC, mn	LD (BC), A	INC BC	INC B	DEC B	LD B, n	RLCA	EX AF, AF'	ADD HL, BC	LD A, (BC)	DEC BC	INC C	DEC C	LD C, n	RRCA
1	DJNZ e	LD DE, mn	LD (DE), A	INC DE	INC D	DEC D	LD D, n	RLA	JR label	ADD HL, DE	LD A, (DE)	DEC DE	INC E	DEC E	LD E, n	RRA
2	JR NZ, label	LD HL, mn	LD (mn), HL	INC HL	INC H	DEC H	LD H, n	ADD SP, d	JR Z, label	ADD HL, HL	LD HL, (mn)	DEC HL	INC L	DEC L	LD L, n	CPL
3	JR NC, label	LD SP, mn	LD (mn), A	INC SP	INC (HL)	DEC (HL)	LD (HL), n	SCF	JR C, label	ADD HL, SP	LD A, (mn)	DEC SP	INC A	DEC A	LD A, n	CCF
4			RL HL			SUB HL, JK	LD B, (HL)	LD B, A	CP HL, d				TEST HL	NEG HL	LD C, (HL)	LD C, A
5	RLC DE	RRC DE			XOR HL, DE	SUB HL, DE	LD D, (HL)	LD D, A				LD E, E			LD E, (HL)	LD E, A
6	RLC BC	RRC BC	RL BC	RR BC		ADD HL, JK	LD H, (HL)	LD H, A						PAGE 6D	LD L, (HL)	LD L, A
7	LD (HL), B	LD (HL), C	LD (HL), D	LD (HL), E	LD (HL), H	LD (HL), L	ALTD	LD (HL), A	LD A, B	LD A, C	LD A, D	LD A, E	LD A, H	LD A, L	LD A, (HL)	PAGE 7F
8		LD HL, BC	LDF (lmn), HL	LD (mn), BCDE	LD (mn), JKHL	LD HL, (PW+d)	LD (PW+d), HL	LLJP lxcpc, mn		LD (mn), JK	LDF (lmn), A	LD A, (PW+HL)	LD (PW+HL), A	LD A, (PW+d)	LD (PW+d), A	LLCALL lxcpc, mn
9		LD BC, HL	LDF HL, (lmn)	LD BCDE, (mn)	LD JKHL, (mn)	LD HL, (PX+d)	LD (PX+d), HL	LD XPC, HL	JRE label	LD JK, (mn)	LDF A, (lmn)	LD A, (PX+HL)	LD (PX+HL), A	LD A, (PX+d)	LD (PX+d), A	LD HL, XPC
A	JR GT, label	LD HL, DE	JP GT, mn	LD BCDE, d	LD JKHL, d	LD HL, (PY+d)	LD (PY+d), HL	MULU	JR GTU, label	LD JK, mn	JP GTU, mn	LD A, (PY+HL)	LD (PY+HL), A	LD A, (PY+d)	LD (PY+d), A	XOR A
B	JR LT, label	LD DE, HL	JP LT, mn	EX BC, HL	EX JKHL, BCDE	LD HL, (PZ+d)	LD (PZ+d), HL	OR A	JR V, label	EX JK, HL	JP V, mn	LD A, (PZ+HL)	LD (PZ+HL), A	LD A, (PZ+d)	LD (PZ+d), A	CLR HL
C	RET NZ	POP BC	JP NZ, mn	JP mn	LD HL, (SP+n)	PUSH BC	ADD A, n	LJPLmn	RET Z	RET	JP Z, mn	PAGE CB	BOOL HL	CALL nn	ADC A, n	LCALL lmn
D	RET NC	POP DE	JP NC, mn	IOIP	LD (SP+n), HL	PUSH DE	SUB n	RST 10	RET C	EXX	JP C, mn	IOEP	AND HL, DE	PAGE DD	SBC A, n	RST 18
E	RET PO	POP HL	JP PO, mn	EX DE', HL	LD HL, (IX+d)	PUSH HL	AND n	RST 20	RET PE	JP (HL)	JP PE, mn	EX DE, HL	OR HL, DE	PAGE ED	XOR n	RST 28
F	RET P	POP AF	JP P, mn	RL DE	LD (IX+d), HL	PUSH AF	OR n	MUL	RET M	LD SP, HL	JP M, mn	RR DE	RR HL	PAGE FD	CP n	RST 38

ED Page

LSB MSB\	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	CEM n	LD PW, (HTR+H L)	SBOX A	LDL PW, (SP+ n)	LD PW, (SP +n)	LD (SP+n), PW	LD HL, (PW+BC)	LD (PW+BC), HL	LDF PW, (1mn)	LDF (1mn), PW	LDF BC, (1mn)	LDF (1mn), BC	LD PW, k1mn	LDL PW, mn	CONVC PW	CONVD PW
1	DWJNZ label	LD PX, (HTR+H L)	IBOX A	LDL PX, (SP+ n)	LD PX, (SP +n)	LD (SP+n), PX	LD HL, (PX+B C)	LD (PX+BC), HL	LDF PX, (1mn)	LDF (1mn), PX	LDF DE, (1mn)	LDF (1mn), DE	LD PX, k1m n	LDL PX, mn	CONVC PX	CONVD PX
2		LD PY, (HTR+H L)		LDL PY, (SP+n)	LD PY, (SP +n)	LD (SP+n), PY	LD HL, (PY+B C)	LD (PY+BC), HL	LDF PY, (1mn)	LDF (1mn), PY	LDF IX, (1mn)	LDF (1mn), IX	LD PY, k1m n	LDL PY, mn	CONVC PY	CONVD PY
3		LD PZ, (HTR+H L)		LDL PZ, (SP+n)	LD PZ, (SP +n)	LD (SP+n), PZ	LD HL, (PZ+B C)	LD (PZ+BC), HL	LDF PZ, (1mn)	LDF (1mn), PZ	LDF IY, (1mn)	LDF (1mn), IY	LD PZ, k1m n	LDL PZ, mn	CONVC PZ	CONVD PZ
4	LD HTR, A	LD BC', DE	SBC HL, BC	LD (mn), BC	NEG	LRET	IP 0	LD EIR, A	CP HL, DE	LD BC', BC	ADC HL, BC	LD BC, (mn)	TEST BC	RETI	IP 2	LD IIR, A
5	LD A, HTR	LD DE', DE	SBC HL, DE	LD (mn), DE	EX (SP), H L	SCALL	IP 1	LD A, EIR	CP JKHL, B CDE	LD DE', BC	ADC HL, DE	LD DE, (mn)		IPRET	IP 3	LD A, IIR
6		LD HL', DE	SBC HL, HL	LD (mn), HL	LDP (HL), H L	LDP (mn), HL	PUSH SU	LD XPC, A		LD HL', BC	ADC HL, HL	LD HL, (mn)	LDP HL, (HL)	LDP HL, (mn)	POP SU	SETUSR
7			SBC HL, SP	LD (mn), SP	EX BC', HL	SYSCALL	PUSH IP	LD A, XPC			ADC HL, SP	LD SP, (mn)	EX JK', HL	SURES	POP IP	RDMODE
8	COPY			SRET					COPYR			LLRET				
9	LDISR								LDDSR							
A	LDI		LLJP GT, lxp c, mn	JRE GT, label	FLAG GT, HL	PUSH mn			LDD		LLJP GTU, lxp c, mn	JRE GTU, label	FLAG GTU, HL			
B	LDIR	SETSYS P mn	LLJP LT, lxp c, mn	JRE LT, label	FLAG LT, HL	SETUSRP mn			LDDR		LLJP V, lxp, c, mn	JRE V, label	FLAG V, HL			
C	UMA	POP PW	LLJP NZ, lxp c, mn	JRE NZ, label	FLAG NZ, HL	PUSH PW	ADD JKHL, BCD E		UMS		LLJP Z, lxp, c, mn	JRE Z, label	FLAG Z, HL			
D	LSIDR	POP PX	LLJP NC, lxp c, mn	JRE NC, label	FLAG NC, HL	PUSH PX	SUB JKHL, BCD E		LSDDR	EXP	LLJP C, lxp, c, mn	JRE C, label	FLAG C, HL			
E		POP PY				PUSH PY	AND JKHL, BCD E				CALL (HL)				XOR JKHL, BCDE	
F	LSIR	POP PZ				PUSH PZ	OR JKHL, BCD E		LSDR		LLCALL (JKHL)				LD HL, (SP+HL)	

DD Page

LSB MSB\	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0							LD A, (IX+A)			ADD IX, BC	LDF BCDE, (1mn)	LDF (1mn), BCDE	LD BCDE, (PW +H L)	LD (PW+HL), BCDE	LD BCDE, (P W+d)	LD (PW+d), BCDE
1										ADD IX, DE	LD BCDE, (HL)	LD (HL), B CDE	LD BCDE, (PX+HL)	LD (PX+HL), BCDE	LD BCDE, (P X+d)	LD (PX+d), BCDE
2		LD IX, mn	LD (mn), IX	INC IX						ADD IX, IX	LD IX, (mn)	DEC IX	LD BCDE, (PY +HL)	LD (PY+HL), BCDE	LD BCDE, (P Y+d)	LD (PY+d), BCDE
3					INC (IX+d)	DEC (IX+d)	LD (IX+d), n			ADD IX, SP			LD BCDE, (PZ+HL)	LD (PZ+HL), BCDE	LD BCDE, (P Z+d)	LD (PZ+d), BCDE
4							LD B, (IX+d)		RLC 1, BCDE	RLC 2, BCDE		RLC 4, BCDE	TEST IX	NEG BCDE	LD (IX+d)	RLC 8, BCDE
5							LD D, (IX+d)		RRC 1, BCDE	RRC 2, BCDE		RRC 4, BCDE	TEST BCDE		LD E, (IX+d)	RRC 8, BCDE
6					LDP (IX), HL	LDP (mn), IX	LD H, (IX+d)		RL 1, BCDE	RL 2, BCDE		RL 4, BCDE	LDP HL, (IX)	LDP IX, (mn)	LD L, (IX+d)	RLA 8, BCDE
7	LD (IX+d), B	LD (IX+d), C	LD (IX+d), D	LD (IX+d), E	LD (IX+d), H	LD (IX+d), L		LD (IX+d), A	RR 1, BCDE	RR 2, BCDE		RR 4, BCDE	LD HL, IX	LD IX, HL	LD A, (IX+d)	RRA 8, BCDE
8							ADD A, (IX+d)		SLA 1, BCDE	SLA 2, BCDE		SLA 4, BCDE	LDL PW, IX	LD PW, BCD E	ADC A, (IX+d)	LDL PW, DE
9							SUB (IX+d)		SRA 1, BCDE	SRA 2, BCDE		SRA 4, BCDE	LDL PX, IX	LD PX, BCD E	SBC A, (IX+d)	LDL PX, DE
A							AND (IX+d)		SLL 1, BCDE	SLL 2, BCDE		SLL 4, BCDE	LDL PY, IX	LD PY, BCD E	XOR (IX+d)	LDL PY, DE
B							OR (IX+d)		SRL 1, BCDE	SRL 2, BCDE		SRL 4, BCDE	LDL PZ, IX	LD PZ, BCD E	CP (IX+d)	LDL PZ, DE
C					LD IX, (SP+n)							PAGE DD-CB	BOOL IX	LD BCDE, P W	LD BCDE, (IX+d)	LD (IX+d), BCDE
D					LD (SP+n), IX								AND IX, DE	LD BCDE, P X	LD BCDE, (IY+d)	LD (IY+d), BCDE
E		POP IX		EX (SP), IX	LD HL, (HL+d)	PUSH IX				JP (IX)	CALL (IX)		OR IX, DE	LD BCDE, P Y	LD BCDE, (SP+n)	LD (SP+n), BCDE
F		POP BCDE			LD (HL+d), HL	PUSH BCDE				LD SP, IX			RR IX	LD BCDE, P Z	LD BCDE, (SP+HL)	LD (SP+HL), BCDE

FD Page

LSB MSB\	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0							LD A, (IY+A)			ADD IY, BC	LDF JKHL, (1mn)	LDF (1mn), JKHL	LD JKHL, (PW+HL)	LD (PW+HL), JKHL	LD JKHL, (PW+d)	LD (PW+d), JKHL
1										ADD IY, DE	LD JKHL, (HL)	LD (HL), J KHL	LD JKHL, (PX+HL)	LD (PX+HL), JKHL	LD JKHL, (PX+d)	LD (PX+d), JKHL
2		LD IY, mn	LD (mn), IY	INC IY						ADD IY, IY	LD IY, (mn)	DEC IY	LD JKHL, (PY+HL)	LD (PY+HL), JKHL	LD JKHL, (PY+d)	LD (PY+d), JKHL
3					INC (IY+d)	DEC (IY+d)	LD (IY+d), n			ADD IX, SP			LD JKHL, (PZ+HL)	LD (PZ+HL), JKHL	LD JKHL, (PZ+d)	LD (PZ+d), JKHL
4							LD B, (IY+d)		RLC 1, JKHL	RLC 2, JKHL		RLC 4, JKHL	TEST IY	NEG JKHL	LD C, (IY+d)	RLC 8, JKHL
5							LD D, (IY+d)		RRC 1, JKHL	RRC 2, JKHL		RRC 4, JKHL	TEST JKHL		LD E, (IY+d)	RRC 8, JKHL
6					LDP (IY), HL	LDP (mn), IY	LD H, (IY+d)		RL 1, JKHL	RL 2, JKHL		RL 4, JKHL	LDP HL, (IY)	LDP IY, (mn)	LD L, (IY+d)	RLA 8, JKHL
7	LD (IY+d), B	LD (IY+d), C	LD (IY+d), D	LD (IY+d), E	LD (IY+d), H	LD (IY+d), L		LD (IY+d), A	RR 1, JKHL	RR 2, JKHL		RR 4, JKHL	LD HL, IY	LD IY, HL	LD A, (IY+d)	RRA 8, JKHL
8							ADD A, (IY+d)		SLA 1, JKHL	SLA 2, JKHL		SLA 4, JKHL	LDL PW, IY	LD PW, JKHL	ADC A, (IY+d)	LDL PW, HL
9							SUB (IY+d)		SRA 1, JKHL	SRA 2, JKHL		SRA 4, JKHL	LDL PX, IY	LD PX, JKHL	SBC A, (IY+d)	LDL PX, HL
A							AND (IY+d)		SLL 1, JKHL	SLL 2, JKHL		SLL 4, JKHL	LDL PY, IY	LD PY, JKHL	XOR (IY+d)	LDL PY, HL
B							OR (IY+d)		SRL 1, JKHL	SRL 2, JKHL		SRL 4, JKHL	LDL PZ, IY	LD PZ, JKHL	CP (IY+d)	LDL PZ, HL
C					LD IY, (SP+n)							PAGE FD-CB	BOOL IY	LD JKHL, PW	LD JKHL, (IX+d)	LD (IX+d), JKHL
D					LD (SP+n), IY								AND IY, DE	LD JKHL, PX	LD JKHL, (IY+d)	LD (IY+d), JKHL
E		POP IY		EX (SP), IY	LD HL, (IY+d)	PUSH IY				JP (IY)	CALL (IY)		OR IY, DE	LD JKHL, PY	LD JKHL, (SP+n)	LD (SP+n), JKHL
F		POP JKHL			LD (IY+d), HL	PUSH JKHL				LD SP, IY			RR IY	LD JKHL, PZ	LD JKHL, (SP+HL)	LD (SP+HL), JKHL

CB Page

\LSB MSB\	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	RLC B	RLC C	RLC D	RLC E	RLC H	RLC L	RLC (HL)	RLC A	RRC B	RRC C	RRC D	RRC E	RRC H	RRC L	RRC (HL)	RRC A
1	RL B	RL C	RL D	RL E	RL H	RL L	RL (HL)	RL A	RR B	RR C	RR D	RR E	RR H	RR L	RR (HL)	RR A
2	SLA B	SLA C	SLA D	SLA E	SLA H	SLA L	SLA (HL)	SLA A	SRA B	SRA C	SRA D	SRA E	SRA H	SRA L	SRA (HL)	SRA A
3									SRL B	SRL C	SRL D	SRL E	SRL H	SRL L	SRL (HL)	SRL A
4	BIT 0,B	BIT 0,C	BIT 0,D	BIT 0,E	BIT 0,H	BIT 0,L	BIT 0, (HL)	BIT 0,A	BIT 1,B	BIT 1,C	BIT 1,D	BIT 1,E	BIT 1,H	BIT 1,L	BIT 1, (HL)	BIT 1,A
5	BIT 2,B	BIT 2,C	BIT 2,D	BIT 2,E	BIT 2,H	BIT 2,L	BIT 2, (HL)	BIT 2,A	BIT 3,B	BIT 3,C	BIT 3,D	BIT 3,E	BIT 3,H	BIT 3,L	BIT 3, (HL)	BIT 3,A
6	BIT 4,B	4,C BIT	BIT 4,D	BIT 4,E	BIT 4,H	BIT 4,L	BIT 4, (HL)	BIT 4,A	BIT 5,B	BIT 5,C	BIT 5,D	BIT 5,E	BIT 5,H	BIT 5,L	BIT 5, (HL)	BIT 5,A
7	BIT 6,B	BIT 6,C	BIT 6,D	BIT 6,E	BIT 6,H	BIT 6,L	BIT 6, (HL)	BIT 6,A	BIT 7,B	BIT 7,C	BIT 7,D	BIT 7,E	BIT 7,H	BIT 7,L	BIT 7, (HL)	BIT 7,A
8	RES 0,B	RES 0,C	RES 0,D	RES 0,E	RES 0,H	RES 0,L	RES 0, (HL)	RES 0,A	RES 1,B	RES 1,C	RES 1,D	RES 1,E	RES 1,H	RES 1,L	RES 1, (HL)	RES 1,A
9	RES 2,B	RES 2,C	RES 2,D	RES 2,E	RES 2,H	RES 2,L	RES 2, (HL)	RES 2,A	RES 3,B	RES 3,C	RES 3,D	RES 3,E	RES 3,H	RES 3,L	RES 3, (HL)	RES 3,A
A	RES 4,B	RES 4,C	RES 4,D	RES 4,E	RES 4,H	RES 4,L	RES 4, (HL)	RES 4,A	RES 5,B	RES 5,C	RES 5,D	RES 5,E	RES 5,H	RES 5,L	RES 5, (HL)	RES 5,A
B	RES 6,B	RES 6,C	6,D RES	RES 6,E	RES 6,H	RES 6,L	RES 6, (HL)	RES 6,A	RES 7,B	RES 7,C	RES 7,D	RES 7,E	RES 7,H	RES 7,L	RES 7, (HL)	RES 7,A
C	SET 0,B	SET 0,C	SET 0,D	SET 0,E	SET 0,H	SET 0,L	SET 0, (HL)	SET 0,A	SET 1,B	SET 1,C	SET 1,D	SET 1,E	SET 1,H	SET 1,L	SET 1, (HL)	SET 1,A
D	SET 2,B	SET 2,C	SET 2,D	SET 2,E	SET 2,H	SET 2,L	SET 2, (HL)	SET 2,A	SET 3,B	SET 3,C	SET 3,D	SET 3,E	SET 3,H	SET 3,L	SET 3, (HL)	SET 3,A
E	SET 4,B	SET 4,C	SET 4,D	SET 4,E	SET 4,H	SET 4,L	SET 4, (HL)	SET 4,A	SET 5,B	SET 5,C	SET 5,D	SET 5,E	SET 5,H	SET 5,L	SET 5, (HL)	SET 5,A
F	SET 6,B	SET 6,C	SET 6,D	SET 6,E	SET 6,H	SET 6,L	SET 6, (HL)	SET 6,A	SET 7,B	SET 7,C	SET 7,D	SET 7,E	SET 7,H	SET 7,L	SET 7, (HL)	SET 7,A

DD-CB Page

\LSB MSB\	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0							RLC (IX+d)								RRC (IX+d)	
1							RL (IX+d)								RR (IX+d)	
2							SLA (IX+d)								SRA (IX+d)	
3															SRL (IX+d)	
4							BIT 0, (IX+d)								BIT 1, (IX+d)	
5							BIT 2, (IX+d)								BIT 3, (IX+d)	
6							BIT 4, (IX+d)								BIT 5, (IX+d)	
7							BIT 6, (IX+d)								BIT 7, (IX+d)	
8							RES 0, (IX+d)								RES 1, (IX+d)	
9							RES 2, (IX+d)								RES 3, (IX+d)	
A							RES 4, (IX+d)								RES 5, (IX+d)	
B							RES 6, (IX+d)								RES 7, (IX+d)	
C							SET 0, (IX+d)								SET 1, (IX+d)	
D							SET 2, (IX+d)								SET 3, (IX+d)	
E							SET 4, (IX+d)								SET 5, (IX+d)	
F							SET 6, (IX+d)								SET 7, (IX+d)	

FD-CB Page

LSB MSB\	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0							RLC (IY+d)								RRC (IY+d)	
1							RL (IY+d)								RR (IY+d)	
2							SLA (IY+d)								SRA (IY+d)	
3															SRL (IY+d)	
4							BIT 0, (IY+d)								BIT 1, (IY+d)	
5							BIT 2, (IY+d)								BIT 3, (IY+d)	
6							BIT 4, (IY+d)								BIT 5, (IY+d)	
7							BIT 6, (IY+d)								BIT 7, (IY+d)	
8							RES 0, (IY+d)								RES 1, (IY+d)	
9							RES 2, (IY+d)								RES 3, (IY+d)	
A							RES 4, (IY+d)								RES 5, (IY+d)	
B							RES 6, (IY+d)								RES 7, (IY+d)	
C							SET 0, (IY+d)								SET 1, (IY+d)	
D							SET 2, (IY+d)								SET 3, (IY+d)	
E							SET 4, (IY+d)								SET 5, (IY+d)	
F							SET 6, (IY+d)								SET 7, (IY+d)	

6D Page

LSB MSB\	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	LD BC, (PW +d)	LD (PW+d) , BC	LD BC, (PW +HL)	LD (PW+HL) , BC	LD PW, PW+ IX	LD PW, PW+ IY	LD PW, PW+ DE	LD PW, PW	LD PW, (PW +d)	LD (PW+d) , PW	LD PW, (PW +HL)	LD (PW+HL) , PW	LD PW, PW+ d		LD PW, PW+ HL	
1	LD BC, (PX +d)	LD (PX+d) , BC	LD BC, (PX +HL)	LD (PX+HL) , BC	LD PW, PX+ IX	LD PW, PX+ IY	LD PW, PX+ DE	LD PW, PX	LD PW, (PX +d)	LD (PX+d) , PW	LD PW, (PX +HL)	LD (PX+HL) , PW	LD PW, PX+ d		LD PW, PX+ HL	
2	LD BC, (PY +d)	LD (PY+d) , BC	LD BC, (PY +HL)	LD (PY+HL) , BC	LD PW, PY+ IX	LD PW, PY+ IY	LD PW, PY+ DE	LD PW, PY	LD PW, (PY +d)	LD (PY+d) , PW	LD PW, (PY +HL)	LD (PY+HL) , PW	LD PW, PY+ d		LD PW, PY+ HL	
3	LD BC, (PZ +d)	LD (PZ+d) , BC	LD BC, (PZ +HL)	LD (PZ+HL) , BC	LD PW, PZ+ IX	LD PW, PZ+ IY	LD PW, PZ+ DE	LD PW, PZ	LD PW, (PZ +d)	LD (PZ+d) , PW	LD PW, (PZ +HL)	LD (PZ+HL) , PW	LD PW, PZ+ d		LD PW, PZ+ HL	
4	LD DE, (PW +d)	LD (PW+d) , DE	LD DE, (PW +HL)	LD (PW+HL) , DE	LD PX, PW+ IX	LD PX, PW+ IY	LD PX, PW+ DE	LD PX, PW	LD PX, (PW +d)	LD (PW+d) , PX	LD PX, (PW +HL)	LD (PW+HL) , PX	LD PX, PW+ d		LD PX, PW+ HL	
5	LD DE, (PX +d)	LD (PX+d) , DE	LD DE, (PX +HL)	LD (PX+HL) , DE	LD PX, PX+ IX	LD PX, PX+ IY	LD PX, PX+ DE	LD PX, PX	LD PX, (PX +d)	LD (PX+d) , PX	LD PX, (PX +HL)	LD (PX+HL) , PX	LD PX, PX+ d		LD PX, PX+ HL	
6	LD DE, (PY +d)	LD (PY+d) , DE	LD DE, (PY +HL)	LD (PY+HL) , DE	LD PX, PY+ IX	LD PX, PY+ IY	LD PX, PY+ DE	LD PX, PY	LD PX, (PY +d)	LD (PY+d) , PX	LD PX, (PY +HL)	LD (PY+HL) , PX	LD PX, PY+ d	LD L, L	LD PX, PY+ HL	
7	LD DE, (PZ +d)	LD (PZ+d) , DE	LD DE, (PZ +HL)	LD (PZ+HL) , DE	LD PX, PZ+ IX	LD PX, PZ+ IY	LD PX, PZ+ DE	LD PX, PZ	LD PX, (PZ +d)	LD (PZ+d) , PX	LD PX, (PZ +HL)	LD (PZ+HL) , PX	LD PX, PZ+ d		LD PX, PZ+ HL	LD A, A
8	LD IX, (PW +d)	LD (PW+d) , IX	LD IX, (PW +HL)	LD (PW+HL) , IX	LD PY, PW+ IX	LD PY, PW+ IY	LD PY, PW+ DE	LD PY, PW	LD PY, (PW +d)	LD (PW+d) , PY	LD PY, (PW +HL)	LD (PW+HL) , PY	LD PY, PW+ d		LD PY, PW+ HL	
9	LD IX, (PX +d)	LD (PX+d) , IX	LD IX, (PX +HL)	LD (PX+HL) , IX	LD PY, PX+ IX	LD PY, PX+ IY	LD PY, PX+ DE	LD PY, PX	LD PY, (PX +d)	LD (PX+d) , PY	LD PY, (PX +HL)	LD (PX+HL) , PY	LD PY, PX+ d		LD PY, PX+ HL	
A	LD IX, (PY +d)	LD (PY+d) , IX	LD IX, (PY +HL)	LD (PY+HL) , IX	LD PY, PY+ IX	LD PY, PY+ IY	LD PY, PY+ DE	LD PY, PY	LD PY, (PY +d)	LD (PY+d) , PY	LD PY, (PY +HL)	LD (PY+HL) , PY	LD PY, PY+ d		LD PY, PY+ HL	
B	LD IX, (PZ +d)	LD (PZ+d) , IX	LD IX, (PZ +HL)	LD (PZ+HL) , IX	LD PY, PZ+ IX	LD PY, PZ+ IY	LD PY, PZ+ DE	LD PY, PZ	LD PY, (PZ +d)	LD (PZ+d) , PY	LD PY, (PZ +HL)	LD (PZ+HL) , PY	LD PY, PZ+ d		LD PY, PZ+ HL	
C	LD IY, (PW +d)	LD (PW+d) , IY	LD IY, (PW +HL)	LD (PW+HL) , IY	LD PZ, PW+ IX	LD PZ, PW+ IY	LD PZ, PW+ DE	LD PZ, PW	LD PZ, (PW +d)	LD (PW+d) , PZ	LD PZ, (PW +HL)	LD (PW+HL) , PZ	LD PZ, PW+ d		LD PZ, PW+ HL	
D	LD IY, (PX +d)	LD (PX+d) , IY	LD IY, (PX +HL)	LD (PX+HL) , IY	LD PZ, PX+ IX	LD PZ, PX+ IY	LD PZ, PX+ DE	LD PZ, PX	LD PZ, (PX +d)	LD (PX+d) , PZ	LD PZ, (PX +HL)	LD (PX+HL) , PZ	LD PZ, PX+ d		LD PZ, PX+ HL	
E	LD IY, (PY +d)	LD (PY+d) , IY	LD IY, (PY +HL)	LD (PY+HL) , IY	LD PZ, PY+ IX	LD PZ, PY+ IY	LD PZ, PY+ DE	LD PZ, PY	LD PZ, (PY +d)	LD (PY+d) , PZ	LD PZ, (PY +HL)	LD (PY+HL) , PZ	LD PZ, PY+ d		LD PZ, PY+ HL	
F	LD IY, (PZ +d)	LD (PZ+d) , IY	LD IY, (PZ +HL)	LD (PZ+HL) , IY	LD PZ, PZ+ IX	LD PZ, PZ+ IY	LD PZ, PZ+ DE	LD PZ, PZ	LD PZ, (PZ +d)	LD (PZ+d) , PZ	LD PZ, (PZ +HL)	LD (PZ+HL) , PZ	LD PZ, PZ+ d		LD PZ, PZ+ HL	

7F Page, Rabbit 4000 Mode

\LSB MSB\	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0																
1																
2																
3																
4	LD B, B	LD B, C	LD B, D	LD B, E	LD B, H	LD B, L		LD B, A	LD C, B	LD C, C	LD C, D	LD C, E	LD C, H	LD C, L		LD C, A
5	LD D, B	LD D, C	LD D, D	LD D, E	LD D, H	LD D, L		LD D, A	LD E, B	LD E, C	LD E, D	LD E, E	LD E, H	LD E, L		LD E, A
6	LD H, B	LD H, C	LD H, D	LD H, E	LD H, H	LD H, L		LD H, A	LD L, B	LD L, C	LD L, D	LD L, E	LD L, H	LD L, L		LD L, A
7									LD A, B	LD A, C	LD A, D	LD A, E	LD A, H	LD A, L		LD A, A
8	ADD A, B	ADD A, C	ADD A, D	ADD A, E	ADD A, H	ADD A, L	ADD A, (HL)	ADD A, A	ADC A, B	ADC A, C	ADC A, D	ADC A, E	ADC A, H	ADC A, L	ADC A, (HL)	ADC A, A
9	SUB B	SUB C	SUB D	SUB E	SUB H	SUB L	SUB (HL)	SUB A	SBC A, B	SBC A, C	SBC A, D	SBC A, E	SBC A, H	SBC A, L	SBC A, (HL)	SBC A, A
A	AND B	AND C	AND D	AND E	AND H	AND L	AND (HL)	AND A	XOR B	XOR C	XOR D	XOR E	XOR H	XOR L	XOR (HL)	XOR A
B	OR B	OR C	OR D	OR E	OR H	OR L	OR (HL)	OR A	CP B	CP C	CP D	CP E	CP H	CP L	CP (HL)	CP A
C																
D																
E																
F																

