

**Sensitive Gate Triacs
Silicon Bidirectional Thyristors**

**TRIACS
4 AMPERES RMS
600 VOLTS**


FEATURES

- Passivated Die for Reliability and Uniformity
- Four-Quadrant Triggering
- Blocking Voltage to 600 V
- On-State Current Rating of 4.0 Amperes RMS at 93° C
- Low Level Triggering and Holding Characteristics
- Pb-Free Package

MECHANICAL DATA

- Case: Molded plastic
- Weight: 0.07 ounces, 2.0 grams

TO-220AB



MAXIMUM RATINGS (T_J= 25°C unless otherwise noticed)

Rating	Symbol	Value	Unit
Peak Repetitive Off- State Voltage (T _J = -40 to 110°C, Sine Wave, 50 to 60 Hz; Gate Open)	V _{DRM} , V _{RRM}	600	Volts
On-State RMS Current (Full cycles sine wave, 60Hz, T _C = 93°C)	I _{T(RMS)}	4	Amp
Peak Non-Repetitive Surge Current (One full cycle 60Hz, T _J =25°C)	I _{TSM}	40	Amps
Circuit Fusing Consideration (t = 8.3ms)	I ² t	6.6	A ² s
Peak Gate Power (Pulse Width≤10usec, T _C =93°C)	P _{GM}	0.5	Watt
Average Gate Power (t=8.3 msec, T _C = 93°C)	P _{G(AV)}	0.1	Watt
Peak Gate Current (Pulse Width≤10usec, T _C =93°C)	I _{GM}	0.2	Amp
Peak Gate Voltage (Pulse Width≤10usec, T _C =93°C)	V _{GM}	5.0	Volts
Operating Junction Temperature Range	T _J	-40 to +110	°C
Storage Temperature Range	T _{stg}	-40 to +150	°C

Notice: (1) V_{DRM} and V_{RRM} for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.

REV. 0, Aug-2006, KTXC02

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance - Junction to Case - Junction to Ambient	RthJC RthJA	2.2 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes (1/8" from Case for 10 Seconds)	TL	260	°C

ELECTRICAL CHARACTERISTICS (TJ=25 °C unless otherwise noted)

Characteristics	Symbol	Min	Typ	Max	Unit
-----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Peak Repetitive Forward or Reverse Blocking Current (VD=Rated VDRM and VRRM, Gate Open)	TJ=25°C TJ=110°C	IDRM IRRM	---- ----	---- ----	10 2.0	uA mA
--	---------------------	--------------	--------------	--------------	-----------	----------


ON CHARACTERISTICS

Peak Forward On-State Voltage (ITM=± 6.0A Peak @Tp ≤ 2.0 ms, Duty Cycle ≤ 2%)	VTM	----	1.3	1.6	Volts
Gate Trigger Current (Continuous dc) (VD = 12 V, RL = 100 Ohms)	IGT1 IGT2 IGT3 IGT4	---- ---- ---- ----	1.8 2.1 2.4 4.2	3.0 3.0 3.0 5.0	mA
Gate Trigger Voltage (Continuous dc) (VD = 12 V, RL=100 Ohms)	VGT1 VGT2 VGT3 VGT4	0.5 0.5 0.5 0.5	0.62 0.57 0.65 0.74	1.3 1.3 1.3 1.3	Volts
Holding Current (VD = 12V, Initiating Current = ± 200 mA, Gate Open)	IH	----	1.5	15	mA
Gate Non - Trigger Voltage (Continuous dc) (VD = VDRM, RL =100 Ohms, TJ=110°C)	VGD	0.1	0.4	----	Volts
Latching Current (VD = 12V, IG = 5.0 mA)	IL1 IL2 IL3 IL4	---- ---- ---- ----	1.75 5.2 2.1 2.2	10 10 10 10	mA


DYNAMIC CHARACTERISTICS

Critical Rate of Rise of Off-State Voltage (VD = 0.67 X Rated VDRM, Exponential Waveform, Gate Open, TJ = 110°C)	dv/dt	5	----	----	V/us
--	-------	---	------	------	------

Symbol	Parameter
V_{DRM}	Peak Repetitive Forward Off State Voltage
I_{DRM}	Peak Forward Blocking Current
V_{RRM}	Peak Repetitive Reverse Off State Voltage
I_{RRM}	Peak Reverse Blocking Current
V_{TM}	Maximum On State Voltage
I_H	Holding Current



Quadrant Definitions



All polarities are referenced to MT1

Whith in -phase signal (using standard AC lines) quadrants I and III are used




Figure 1. RMS Current Derating




Figure 2. On-State Power Dissipation




Figure 3. On-State Characteristics




Figure 4. Transient Thermal Response




Figure 5. Typical Gate Trigger Current versus Junction Temperature




Figure 6. Typical Gate Trigger Voltage versus Junction Temperature




Figure 7. Typical Holding Current versus Junction Temperature




Figure 8. Typical Latching Current versus Junction Temperature




Figure 9. Minimum Exponential Static dv/dt versus Gate-MT1 Resistance




Figure 10. Critical Rate of Rise of Commutating Voltage